

# Quad, Low Power, 12-Bit, 180 MSPS, Digital-to-Analog Converter and Waveform Generator

# **Data Sheet**

# AD9106

## FEATURES

Highly integrated quad DAC On-chip 4096 × 12-bit pattern memory On-chip DDS Power dissipation at 3.3 V, 4 mA output 315 mW at 180 MSPS Sleep mode: < 5 mW at 3.3 V Supply voltage: 1.8 V to 3.3 V SFDR to Nyquist 86 dBc at 1 MHz output 85 dBc at 10 MHz output Phase noise at 1 kHz offset, 180 MSPS, 8 mA: –140 dBc/Hz Differential current outputs: 8 mA maximum at 3.3 V Small footprint 32-lead, 5 mm × 5 mm with 3.5 mm × 3.6 mm exposed paddle LFCSP Pb-free package

## APPLICATIONS

Medical instrumentation Ultrasound transducer excitation Portable instrumentation Signal generators, arbitrary waveform generators

## **GENERAL DESCRIPTION**

The AD9106 TxDAC<sup>\*</sup> and waveform generator is a high performance quad DAC integrating on-chip pattern memory for complex waveform generation with a direct digital synthesizer (DDS). The DDS is a 12-bit output, up to 180 MHz master clock sinewave generator with a 24-bit tuning word allowing 10.8 Hz/LSB frequency resolution. The DDS has a single frequency output for all four DACs and independent programmable phase shift outputs for each of the four DACs.

SRAM data can include directly generated stored waveforms, amplitude modulation patterns applied to DDS outputs, or DDS frequency tuning words.

An internal pattern control state machine allows the user to program the pattern period for all four DACs as well as the start delay within the pattern period for the signal output on each DAC channel.

An SPI interface is used to configure the digital waveform generator and load patterns into the SRAM.

There are gain adjustment factors and offset adjustments applied to the digital signals on their way into the four DACs.

The AD9106 offers exceptional ac and dc performance and supports DAC sampling rates up to 180 MSPS. The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9106 make it well suited for portable and low power applications.

Rev. A

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features
Applications1
General Description
Revision History 2
Functional Block Diagram
Specifications
DC Specifications (3.3 V) 4
DC Specifications (1.8 V)5
Digital Timing Specifications (3.3 V)
Digital Timing Specifications (1.8 V)6
Input/Output Signal Specifications7
AC Specifications (3.3 V)
AC Specifications (1.8 V)
Power Supply Voltage Inputs and Power Dissipation
rower supply voltage inputs and rower Dissipation
Absolute Maximum Ratings
Absolute Maximum Ratings10
Absolute Maximum Ratings

## **REVISION HISTORY**

#### 2/13—Rev. 0 to Rev. A

Updated Format	.Universal
Changes to Features Section	1
Changes to Figure 1	3
Deleted Figure 20; Renumbered Sequentially	16
Changes to Figure 31	
Changes to Table 13	
Deleted Recommendations When Using an External	
Reference Section	
11/12—Revision 0: Initial Version	

	Analog Current Outputs	. 22
	Setting Ioutfsx, DAC Gain	. 22
	Automatic IOUTESX Calibration	. 23
	Clock Input	. 23
	DAC Output Clock Edge	. 24
	Generating Signal Patterns	. 24
	Pattern Generator Programming	. 25
	DACx Input Data Paths	. 25
	DOUT Function	. 26
	Direct Digital Synthesizer (DDS)	. 26
	SRAM	. 27
	Sawtooth Generator	. 27
	Pseudo-Random Signal Generator	. 27
	DC Constant	. 27
	Power Supply Notes	. 27
	Power-Down Capabilities	. 27
A	pplications Information	. 28
	Signal Generation Examples	. 28
R	egister Map	. 30
	Register Descriptions	. 33
С	outline Dimensions	. 48
	Ordering Guide	. 48

11121-001

# FUNCTIONAL BLOCK DIAGRAM



Figure 1.

# **SPECIFICATIONS**

## DC SPECIFICATIONS (3.3 V)

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V; internal CLDO, DLDO1, and DLDO2;  $I_{OUTFS}$  = 4 mA, maximum sample rate, unless otherwise noted.

#### Table 1.

Parameter	Min	Тур	Мах	Unit
RESOLUTION		12		Bits
ACCURACY at 3.3 V				
Differential Nonlinearity (DNL)		±0.4		LSB
Integral Nonlinearity (INL)		±0.5		LSB
DAC OUTPUTS				
Offset Error		±.00025		% of FSR
Gain Error Internal Reference—No Automatic IOUTES Calibration	-1.0		+1.0	% of FSR
Full-Scale Output Current <sup>1</sup> at 3.3 V	2	4	8	mA
Output Resistance		200		MΩ
Output Compliance Voltage	-0.5		+1.0	V
Crosstalk, DAC to DAC ( $f_{OUT} = 10 \text{ MHz}$ )		96		dBC
Crosstalk, DAC to DAC ( $f_{OUT} = 60 \text{ MHz}$ )		82		dBc
DAC TEMPERATURE DRIFT				
Gain with Internal Reference		±251		ppm/°C
Internal Reference Voltage		±119		ppm/°C
REFERENCE OUTPUT				
Internal Reference Voltage with AVDD $=$ 3.3 V	0.8	1.0	1.2	V
Output Resistance		10		kΩ
REFERENCE INPUT				
Voltage Compliance	0.1		1.25	V
Input Resistance External, Reference Mode		1		MΩ
DAC MATCHING				
Gain Matching—No Automatic IOUTES Calibration		±0.75		% of FSR

 $^1$  Based on use of 8 k $\Omega$  external xR\_{SET} resistors.

## DC SPECIFICATIONS (1.8 V)

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V, I<sub>OUTFS</sub> = 4 mA, maximum sample rate, unless otherwise noted.

### Table 2.

Parameter	Min	Тур	Max	Unit
RESOLUTION		12		Bits
ACCURACY at 1.8 V				
Differential Nonlinearity (DNL)		±0.4		LSB
Integral Nonlinearity (INL)		±0.4		LSB
DAC OUTPUTS				
Offset Error		±.00025		% of FSR
Gain Error Internal Reference—No Automatic Ioutes Calibration	-1.0		+1.0	% of FSR
Full-Scale Output Current <sup>1</sup> at 1.8 V	2	4	4	mA
Output Resistance		200		MΩ
Output Compliance Voltage	-0.5		+1.0	V
Crosstalk, DAC to DAC ( $f_{OUT} = 30 \text{ MHz}$ )		94		dB
Crosstalk, DAC to DAC ( $f_{OUT} = 60 \text{ MHz}$ )		78		dB
DAC TEMPERATURE DRIFT				
Gain		±228		ppm/°C
Reference Voltage		±131		ppm/°C
REFERENCE OUTPUT				
Internal Reference Voltage with AVDD = 1.8 V	0.8	1.0	1.2	V
Output Resistance		10		kΩ
REFERENCE INPUT				
Voltage Compliance	0.1		1.25	V
Input Resistance External, Reference Mode		1		MΩ
DAC MATCHING				
Gain Matching—No Automatic IOUTES Calibration		±0.75		% of FSR
<sup>1</sup> Based on use of 8 kO external xBss resistors	·			•

 $^1$  Based on use of 8 k $\Omega$  external xR\_{\text{SET}} resistors.

## **DIGITAL TIMING SPECIFICATIONS (3.3 V)**

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V; internal CLDO, DLDO1, and DLDO2;  $I_{OUTFS}$  = 4 mA, maximum sample rate, unless otherwise noted.

Table 3.				
Parameter	Min	Тур	Max	Unit
DAC CLOCK INPUT (CLKIN)				
Maximum Clock Rate	180			MSPS
SERIAL PERIPHERAL INTERFACE				
Maximum Clock Rate (SCLK)	80			MHz
Minimum Pulse Width High		6.25		ns
Minimum Pulse Width Low		6.25		ns
Setup Time SDIO to SCLK	4.0			ns
Hold Time SDIO to SCLK	5.0			ns
Output Data Valid SCLK to SDO or SDIO		6.2		ns
Setup Time CS to SCLK	4.0			ns

## **DIGITAL TIMING SPECIFICATIONS (1.8 V)**

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V, I<sub>OUTFS</sub> = 4 mA, maximum sample rate, unless otherwise noted.

Table 4.				
Parameter	Min	Тур	Max	Unit
DAC CLOCK INPUT (CLKIN)				
Maximum Clock Rate	180			MSPS
SERIAL PERIPHERAL INTERFACE				
Maximum Clock Rate (SCLK)	80			MHz
Minimum Pulse Width High		6.25		ns
Minimum Pulse Width Low		6.25		ns
Setup Time SDIO to SCLK	4.0			ns
Hold Time SDIO to SCLK	5.0			ns
Output Data Valid SCLK to SDO or SDIO		8.8		ns
Setup Time CS to SCLK	4.0			ns

## **INPUT/OUTPUT SIGNAL SPECIFICATIONS**

Table 5.
----------

Parameter	Test Conditions/ Comments	Min	Тур	Max	Unit
CMOS INPUT LOGIC LEVEL (SCLK, CS, SDIO, SDO/SDI2/DOUT, RESET, TRIGGER)					
Input V <sub>IN</sub> Logic High	DVDD = 1.8 V	1.53			V
	DVDD = 3.3 V	2.475			V
Input V <sub>IN</sub> Logic Low	DVDD = 1.8 V			0.27	V
	DVDD = 3.3 V			0.825	V
CMOS OUTPUT LOGIC LEVEL (SDIO, SDO/SDI2/DOUT)					
Output Vout Logic High	DVDD = 1.8 V	1.79			V
	DVDD = 3.3 V	3.28			V
Output Vout Logic Low	DVDD = 1.8 V			0.25	V
	DVDD = 3.3 V			0.625	V
DAC CLOCK INPUT (CLKP, CLKN)					
Minimum Peak-to-Peak Differential Input Voltage, V <sub>CLKP</sub> /V <sub>CLKN</sub>			150		mV
Maximum Voltage at V <sub>CLKP</sub> or V <sub>CLKN</sub>			VDVDD		V
Minimum Voltage at $V_{CLKP}$ or $V_{CLKN}$			$V_{\text{DGND}}$		V
Common-Mode Voltage Generated on Chip			0.9		V

## AC SPECIFICATIONS (3.3 V)

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V; internal CLDO, DLDO1, and DLDO2;  $I_{OUTFS}$  = 4 mA, maximum sample rate, unless otherwise noted.

## Table 6.

Parameter	Min Typ	Max Unit
SPURIOUS FREE DYNAMIC RANGE (SFDR)		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	86	dBc
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	73	dBc
TWO-TONE INTERMODULATION DISTORTION (IMD)		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	92	dBc
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	77	dBc
NSD		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	-167	dBm/Hz
PHASE NOISE at 1 kHz FROM CARRIER		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	-135	dBc/Hz
DYNAMIC PERFORMANCE		
Output Settling Time, Full Scale Output Step (to 0.1%) <sup>1</sup>	31.2	ns
Trigger to Output Delay, f <sub>DAC</sub> = 180 MSPS <sup>2</sup>	96	ns
Rise Time, Full-Scale Swing <sup>1</sup>	3.25	ns
Fall Time, Full-Scale Swing <sup>1</sup>	3.26	ns

<sup>1</sup>Based on the 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup>Start delay = 0  $f_{DAC}$  clock cycles.

## AC SPECIFICATIONS (1.8 V)

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V, I<sub>OUTFS</sub> = 4 mA, maximum sample rate, unless otherwise noted.

### Table 7.

Parameter	Min Typ Max	Unit
SPURIOUS FREE DYNAMIC RANGE (SFDR)		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	83	dBc
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	74	dBc
TWO-TONE INTERMODULATION DISTORTION (IMD)		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	91	dBc
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	83	dBc
NSD		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 50 \text{ MHz}$	-163	dBm/Hz
PHASE NOISE at 1 kHz FROM CARRIER		
$f_{DAC} = 180 \text{ MSPS}, f_{OUT} = 10 \text{ MHz}$	-135	dBc/Hz
DYNAMIC PERFORMANCE		
Output Settling Time (to 0.1%) <sup>1</sup>	31.2	ns
Trigger to Output Delay, f <sub>DAC</sub> = 180 MSPS <sup>2</sup>	96	ns
Rise Time <sup>1</sup>	3.25	ns
Fall Time <sup>1</sup>	3.26	ns

 $^1\text{Based}$  on the 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup> Start delay = 0  $f_{DAC}$  clock cycles.

## POWER SUPPLY VOLTAGE INPUTS AND POWER DISSIPATION

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
ANALOG SUPPLY VOLTAGES					
AVDD1, AVDD2		1.7		3.6	V
CLKVDD		1.7		3.6	v
CLDO	On-chip LDO not in use	1.7		1.9	v
DIGITAL SUPPLY VOLTAGES					
DVDD		1.7		3.6	v
DLDO1, DLDO2	On-chip LDO not in use	1.7		1.9	v
POWER CONSUMPTION	AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2				
$f_{DAC} = 180$ MSPS, Pure CW Sine Wave	12.5 MHz (DDS only), all four DACs		315.25		mW
lavdd			28.51		mA
lovdd					
DDS Only	CW sine wave output		60.3		mA
RAM Only	50% duty cycle FS pulse output		27.1		mA
DDS and RAM Only	50% duty cycle sine wave output		39.75		mA
			6.72		mA
Power-Down Mode	REF_PDN = 0, DACs sleep, CLK power down, external CLK, and supplies on		4.73		mW
POWER CONSUMPTION	AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V				
$f_{DAC} = 180$ MSPS, Pure CW Sine Wave	12.5 MHz (DDS only)		167		mW
I <sub>AVDD</sub>			28.14		mA
DVDD			0.151		mA
I <sub>DLDO2</sub>					
DDS Only	CW sine wave output		53.75		mA
RAM Only	50% duty cycle FS pulse output		17.78		mA
DDS and RAM Only—50% Duty Cycle Sine Wave Output			35.4		mA
I <sub>DLD01</sub>			4.0		mA
ICLKVDD			0.0096		mA
I <sub>CLDO</sub>			6.6		mA
Power-Down Mode	REF_PDN = 0, DACs sleep, CLK power down, external CLK, and supplies on		1.49		mW

# **ABSOLUTE MAXIMUM RATINGS**

#### Table 9.

Tuble 71	
Parameter	Rating
AVDD1, AVDD2, DVDD to AGND, DGND, CLKGND	–0.3 V to +3.9 V
CLKVDD to AGND, DGND, CLKGND	–0.3 V to +3.9 V
CLDO, DLDO1, DLDO2 to AGND, DGND, CLKGND	–0.3 V to +2.2 V
AGND to DGND, CLKGND	–0.3 V to +0.3V
DGND to AGND, CLKGND	–0.3 V to +0.3 V
CLKGND to AGND, DGND	–0.3 V to +0.3 V
CS, SDIO, SCLK, SDO/SDI2/DOUT, RESET, TRIGGER to DGND	–0.3 V to DVDD + 0.3 V
CLKP, CLKN to CLKGND	-0.3 V to CLKVDD + 0.3 V
REFIO to AGND	-1.0 V to AVDD + 0.3 V
IOUTP1, IOUTN1, IOUTP2, IOUTN2, IOUTP3, IOUTN3, IOUTP4, IOUTN4 to AGND	–0.3 V to DVDD + 0.3 V
FSADJ1, FSADJ2/CAL_SENSE, F4DJ3, FSADJ4 to AGND	–0.3 V to AVDD + 0.3 V
Junction Temperature	125°C
Storage Temperature	−65 °C to +150 °C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a standard circuit board for surface-mount packages.  $\theta_{JC}$  is measured from the solder side (bottom) of the package.

#### Table 10. Thermal Resistance

Package Type	θ」Α	θյβ	οιθ	Unit
32-Lead LFCSP with Exposed Paddle	30.18	6.59	3.84	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Pin No.	Mnemonic	Description
1	SCLK	SPI Clock Input.
2	SDIO	SPI Data Input/Output. Primary bidirectional data line for the SPI port.
3	DGND	Digital Ground.
4	DLDO2	1.8 V Internal Digital LDO1 Output. When the internal digital LDO1 is enabled, this pin should be bypassed with a 0.1 $\mu F$ capacitor.
5	DVDD	3.3 V External Digital Power Supply. DVDD defines the level of the digital interface of the AD9106 (SPI interface).
6	DLDO1	1.8 V Internal Digital LDO2 Outputs. When the internal digital LDO2 is enabled, this pin should be bypassed with a 0.1 $\mu$ Fcapacitor.
7	SDO/SDI2/DOUT	Digital I/O Pin. In 4-wire SPI mode, this pin outputs the data from the SPI. In double SPI mode, this pin is a second data input line, SDI2, for the SPI port used to write to the SRAM. In data output mode, this terminal is a programmable pulse output.
8	CS	SPI Port Chip Select, Active Low.
9	RESET	Active Low Reset Pin. Resets registers to their default values.
10	IOUTP4	DAC4 Current Output, Positive Side.
11	IOUTN4	DAC4 Current Output, Negative Side.
12	AVDD2	1.8 V to 3.3 V Power Supply Input for DAC3 and DAC4.
13	IOUTN3	DAC3 Current Output, Negative Side.
14	IOUTP3	DAC3 Current Output, Positive Side.
15	AGND	Analog Ground.
16	FSADJ3	External Full-Scale Current Output Adjust for DAC3.
17	FSADJ4	External Full-Scale Current Output Adjust for DAC4.
18	REFIO	DAC Voltage Reference Input/Output.
19	CLKGND	Clock Ground.
20	CLKN	Clock Input, Negative Side.
21	CLKP	Clock Input, Positive Side.
22	CLDO	Clock Power Supply Output (Internal Regulator in Use), Clock Power Supply Input (Internal Regulator Bypassed).
23	CLKVDD	Clock Power Supply Input.
24	FSADJ2/CAL_SENSE	External Full-Scale Current Output Adjust for DAC2 or Sense Input for Automatic IOUTES Calibration.
25	FSADJ1	External Full-Scale Current Output Adjust for DAC1 or Full-Scale Current Output Adjust Reference for Automatic I <sub>OUTFS</sub> Calibration.
26	AGND	Analog Ground.
27	IOUTP1	DAC1 Current Output, Positive Side.

Pin No.	Mnemonic	Mnemonic Description						
28	IOUTN1	DAC1 Current Output, Negative Side.						
29	AVDD1	1.8 V to 3.3 V Power Supply Input for DAC1 and DAC2.						
30	IOUTN2	DAC2 Current Output, Negative Side.						
31	IOUTP2	DAC2 Current Output, Positive Side.						
32	TRIGGER	Pattern Trigger Input.						
	EPAD	Exposed Pad. The exposed pad must be connected to DGND.						

# **TYPICAL PERFORMANCE CHARACTERISTICS**

AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2.



Figure 3. SFDR, 2nd and 3rd Harmonics at IOUTFS = 8 mA vs. FOUT



Figure 4. SFDR, 2nd and 3rd Harmonics at IOUTFS = 4 mA vs. FOUT



Figure 5. SFDR, 2nd and 3rd Harmonics at IOUTFS = 2 mA vs. FOUT





# **Data Sheet**

# AD9106



Figure 16. INL, Three IOUTES Values



Figure 17. Phase Noise

#### AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V.



Figure 18. SFDR, 2nd and 3rd Harmonics at Ioutrs = 4 mA vs. Fout



Figure 19. SFDR, 2nd and 3rd Harmonics at IOUTFS = 2 mA vs. FOUT



Figure 20. SFDR at Two IOUTFS vs. FOUT



Figure 21. SFDR at Three Temperatures vs. FOUT







Figure 23. Output Spectrum FOUT = 13.87 MHz

# **Data Sheet**

IMD (dBc)



Fout (MHz) Figure 24. IMD vs. Fout, Three Fout Values



Figure 26. IMD vs. FOUT, All Four DACs









Figure 29. DNL, Three IOUTFS Values

# AD9106



Figure 30. INL, Two IOUTFS Values

# TERMINOLOGY

#### Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

### Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

### Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

### **Offset Error**

Offset error is the deviation of the output current from the ideal of zero. For IOUTPx, 0 mA output is expected when the inputs are all 0s. For IOUTNz, 0 mA output is expected when all inputs are set to 1.

#### **Gain Error**

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1, minus the output when all inputs are set to 0. The ideal gain is calculated using the measured VREF. Therefore, the gain error does not include effects of the reference.

### **Output Compliance Voltage**

Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

#### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in ppm of fullscale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

#### **Power Supply Rejection**

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

#### Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

#### **Glitch Impulse**

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds (pV-s).

### Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

### Noise Spectral Density (NSD)

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.

# THEORY OF OPERATION





Figure 31 is a block diagram of the AD9106. The AD9106 has four 12-bit current output DACs.

The DACs use a single common voltage reference. An on-chip band gap reference is provided. Optionally, an off-chip voltage reference may be used. Full-scale DAC output current, also known as gain, is governed by the current,  $I_{REF}$ .  $I_{REF}$  is the current that flows through each  $I_{REF}$  resistor. Each DAC has its own  $I_{REF}$  set resistor. These resistors may be on or off chip at the discretion of the user. When on-chip  $R_{SET}$  resistors are in use DAC gain accuracy can be improved by employing the product's built in automatic gain calibration capability. Automatic calibration may be used with the on-chip reference or an external REFIO voltage. A procedure for automatic gain calibration is presented in this section.

The power supply rails for the AD9106 are AVDD for analog circuits, CLKVDD/CLDO for clock input receiver and DVDD/DLDO1/DLDO2 for digital I/O and for the on-chip digital data path. AVDD, DVDD, and CLKVDD can range from 1.8 V to 3.3 V nominal. DLDO1, DLDO2, and CLDO run at 1.8 V. If DVDD = 1.8 V, then DLDO1 and DLDO2 should both

be connected to DVDD, with the on-chip LDOs disabled. All three supplies are provided externally in this case. This also applies to CLKVDD and CLDO if CLKVDD = 1.8 V.

Digital signals input to the four DACs are generated by on-chip digital waveform generation resources. Twelve-bit samples are input to each DAC at the CLKP/CLKN sample rate from a dedicated digital data path. Each DAC's data path includes gain and offset corrections and a digital waveform source selection multiplexer. Waveform sources are SRAM, direct digital synthesizer (DDS), DDS output amplitude modulated by SRAM data, a sawtooth generator, dc constant, and a pseudo-random sequence generator. The waveforms output by the source selection multiplexer have programmable pattern characteristics. The waveforms can be set up to be continuous, continuous pulsed (fixed pattern period and start delay within each pattern period), or finite pulsed (a set number of pattern periods are output, then the pattern stops).

Pulsed waveforms (finite or continuous) have a programmed pattern period and start delay. The waveform is present in each

pulse period following the global (applies to all four DACs) programmed pattern period start and each DAC's start delay.

An SPI port enables loading of data into SRAM and programming of all the control registers inside the device.

## **SPI PORT**

The AD9106 provides a flexible, synchronous serial communications (SPI) port that allows easy interfacing to ASICs, FPGAs, and industry standard microcontrollers. The interface allows read/write access to all registers that configure the AD9106 and to the on-chip SRAM. Its data rate can be up to the SCLK clock speed shown in Table 3 and Table 4.

The SPI interface operates as a standard synchronous serial communication port.  $\overline{CS}$  is a low true chip select. When  $\overline{CS}$ goes true, SPI address and data transfer begins. The first bit coming from the SPI master on SDIO is a read/write indicator (high for read, low for write). The next 15-bits are the initial register address. The SPI port automatically increments the register address if CS stays low beyond the first data word allowing writes to or reads from a set of contiguous addresses.



MSB

RW

When the first bit of this command byte is a logic low ( $\overline{RW}$ bit = 0), the SPI command is a write operation. In this case, SDIO remains an input (see Figure 32).



When the first bit of this command byte is a logic high (RW bit = 1), the SPI command is a read operation. In this case, data is driven out of the SPI port as shown in Figure 33 and Figure 34. The SPI communication finishes after the  $\overline{\text{CS}}$  pin goes high.



Figure 33. Serial Register Interface Timing, MSB First Read, 3-Wire SPI



Figure 34. Serial Register Interface Timing, MSB First Read, 4-Wire SPI

#### Writing to On-Chip SRAM

The AD9106 includes an internal 4096  $\times$  12 SRAM. The SRAM address space is 0x6000 to 0x6FFF of the AD9106 SPI address map.

#### Double SPI for Write for SRAM

The time to write data to the entire SRAM can be halved using the SPI access mode shown in Figure 35. The SDO/SDI2/ DOUT line becomes a second serial data input line, doubling the achievable update rate of the on-chip SRAM. SDO/SDI2/ DOUT is write-only in this mode. The entire SRAM can be written in  $(2 + 2 \times 4096) \times 8/(2 \times F_{SCLK})$  seconds.



#### **Configuration Register Update Procedure**

Most SPI accessible registers are double buffered. An active register set controls operation of the AD9106 during pattern generation. A set of shadow registers stores updated register values. Register updates can be written at any time and when the configuration update is complete, a 1 is written to the UPDATE bit in the RAMUPDATE register. The UPDATE bit arms the register set for transfer from shadow registers to active registers. The AD9106 will perform this transfer automatically the next time the pattern generator is off. This procedure does not apply to the  $4K \times 12$  SRAM. Refer to the SRAM section for the SRAM update procedure.

## DAC TRANSFER FUNCTION

The AD9106 DACs provide four differential current outputs: IOUTP1/IOUTN1, IOUTP2/IOUTN2, IOUTP3/IOUTN3, and IOUTP4/IOUTN4.

The DAC output current equations are as follows:

$$IOUTPx = I_{OUTFSx} \times xDAC INPUT CODE/2^{12}$$
(1)  
$$IOUTNx = I_{OUTFSx} \times ((2^{12} - 1) - xDAC INPUT CODE)/2^{12}$$
(2)

where:

xDAC INPUT CODE = 0 to  $2^{12} - 1$ .

 $I_{OUTFSx} =$  full-scale current or DAC gain set independently for each DAC.

$$I_{OUTFSx} = 32 \times I_{IREFx} \tag{3}$$

where:  $I_{REFx} = V_{REFIO}/xR_{SET}$ 

(4)

 $I_{\text{REFx}} is the current that flows through each I_{\text{REFx}} resistor. Each DAC has its own I_{\text{REF}} set resistor. I_{\text{REF}} resistors may be on or off chip at the users' discretion. When on-chip xR_{\text{SET}} resistors are in use, DAC gain accuracy can be improved by employing the product's built in automatic gain calibration capability.$ 

## ANALOG CURRENT OUTPUTS

Optimum linearity and noise performance of DAC outputs can be achieved when they are connected differentially to an amplifier or a transformer. In these configurations, commonmode signals at the DAC outputs are rejected.

The output compliance voltage specifications shown in Table 1 and Table 2 must be adhered to for the performance specifications in these tables to be met.

## SETTING IOUTFSx, DAC GAIN

As expressed in Equation 3 and Equation 4, DAC gain ( $I_{OUTFSx}$ ) is a function of the reference voltage at the REFIO terminal and  $xR_{SET}$  for each DAC.

#### Voltage Reference

The AD9106 contains an internal 1.0 V nominal band gap reference. The internal reference may be used. Alternatively, it can be replaced by a more accurate off-chip reference. An external reference can provide tighter reference voltage tolerances and/or lower temperature drift than the on-chip band gap.

By default, the on-chip reference is powered up and ready to be used. When using the on-chip reference, the REFIO terminal needs to be decoupled to AGND using a 0.1  $\mu$ F capacitor as shown in Figure 36.



Figure 36. On-Chip Reference with External xRset Resistor

Table 13 summarizes reference connections and programming.

Table 13. Reference Operation

Reference Mode	REFIO Pin
Internal	Connect 0.1 µF capacitor
External	Connect off-chip reference

### Programming Internal V<sub>REFIO</sub>

The internal REFIO voltage level is programmable.

When the internal voltage reference is in use, the BGDR field in the lower six bits in Register 0x03 adjusts the V<sub>REFIO</sub> level. This adds or subtracts up to 20% from the nominal band gap voltage on REFIO. The voltage across the FSADJx resistors tracks this change. As a result, I<sub>REFx</sub> varies by the same amount. Figure 37 shows V<sub>REFIO</sub> vs. BGDR code for an on-chip reference with a default voltage (BGDR = 0x00) of 1.04 V.



#### Figure 37. Typical V<sub>REF</sub> Voltage vs. BGDR

#### **xR**<sub>SET</sub> **Resistors**

 $xR_{SET}$  in Equation 4 for each DAC can be an internal resistor or a board level resistor of the users choosing connected to the appropriate FSADJx terminal.

To make use of on-chip  $xR_{SET}$  resistors, Bit15 of Register 0x0C, Register 0x0B, Register 0x0A, and Register 0x09 for DAC1, DAC2, DAC3, and DAC4, respectively, are set to Logic 1. Bits[4:0] of Register 0x0C, Register 0x0B, Register 0x0A, and Register 0x09 are used to manually program values for the on-chip  $xR_{SET}$  associated with DAC1, DAC2, DAC3, and DAC4, respectively.

### **AUTOMATIC IOUTESX CALIBRATION**

Many applications require tight DAC gain control. The AD9106 provides an automatic  $I_{OUTFSx}$  calibration procedure used with on-chip xR<sub>SET</sub> resistors only. The voltage reference V<sub>REFIO</sub> can be the on-chip reference or an off-chip reference. The automatic calibration procedure does a fine adjustment of each internal xR<sub>SET</sub> value and each current  $I_{REFx}$ .

When using automatic calibration the following board-level connections are required:

- 1. Connect FSADJ1 and FSADJ2/CAL\_SENSE together.
- 2. A resistor should be installed between FSADJ2/ CAL\_SENSE and ground. The value of this resistor should be  $R_{CAL\_SENSE} = 32 \times V_{REFIO}/I_{OUTFS}$  where  $I_{OUTFS}$  is the target full-scale current for all four DACs.

Automatic calibration uses an internal clock. This calibration clock is equal to the DAC clock divided by the division factor

chosen by the CAL\_CLK\_DIV bits of Register 0x0D. Each calibration cycle is between 4 and 512 DAC clock cycles, depending on the value of CAL\_CLK\_DIV[2:0]. The frequency of the calibration clock should be less than 500 kHz.

To perform an automatic calibration, follow these steps:

- Set the calibration ranges in Registers 0x08[7:0] and 0x0D[5:4] to their minimum values to allow best calibration.
- 2. Enable the calibration clock bit, CAL\_CLK\_EN, in Register 0x0D.
- 3. Set the divider ratio for the calibration clock by setting CAL\_CLK\_DIV[2:0] bits in Register 0x0D. The default is 512.
- 4. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 1.
- 5. Set the START\_CAL bit in Register 0x000E to Logic 1. This begins the calibration of the comparator,  $xR_{SET}$  and gain.
- The CAL\_MODE flag in Register 0x000D will go to Logic 1 while the part is calibrating. The CAL\_FIN flag in Register 0x0E will go to Logic 1 when the calibration is complete.
- 7. Set the START\_CAL bit in Register 0x0E to Logic 0.
- 8. After calibration, verify that the overflow and underflow flags in Register 0x0D are not set (Bits[14:8]). If they are, change the corresponding calibration range to the next larger range and begin again at Step 5.
- If no flag is set, read the DACx\_RSET\_CAL and DACx\_AGAIN\_CAL values in the DACxRSET[12:8] and DACxGAIN[14:8] registers, respectively, and write them into their corresponding DACxRSET and DACxAGAIN registers.
- 10. Reset the CAL\_MODE\_EN bit and the calibration clock bit CAL\_CLK\_EN in Register 0x0D to Logic 0 to disable the calibration clock.
- 11. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 0. This sets the RSET and gain control muxes towards the regular registers.
- 12. Disable the calibration clock bit, CAL\_CLK\_EN, in Register 0x0D.

To reset the calibration, pulse the <u>CAL\_RESET</u> bit in Register 0x0D to Logic 1 and Logic 0, pulse the <u>RESET</u> pin, or pulse the <u>RESET</u> bit in the SPICONFIG register.

### **CLOCK INPUT**

For optimum DAC performance, the AD9106 clock input signal pair (CLKP/CLKN) should be a very low jitter, fast rise time differential signal. The clock receiver generates its own common-mode voltage requiring these two inputs to be ac-coupled.

Figure 38 shows the recommended interface to a number of Analog Devices, Inc., LVDS clock drivers that work well with the AD9106. A 100  $\Omega$  termination resistor and two 0.1  $\mu F$  coupling capacitors are used. Figure 40 shows an interface to an Analog Devices differential PECL driver. Figure 41 shows a single-ended-to-differential converter using a balun driving CLKP/CLKN, the preferred methods for clocking the AD9106.



Figure 38. Differential LVDS Clock Input

In applications where the analog output signals are at low frequencies, it is acceptable to drive the AD9106 clock input with a single-ended CMOS signal. Figure 39 shows such an interface. CLKP is driven directly from a CMOS gate, and the CLKN pin is bypassed to ground with a 0.1  $\mu$ F capacitor in parallel with a 39 k $\Omega$  resistor. The optional resistor is a series termination.





SCHOTTKY

## DAC OUTPUT CLOCK EDGE

Each of the four DACs can be configured independently to output samples on the rising or falling edge of the CLKP/CLKN clock input by configuring the DACx\_INV\_CLK bits in the CLOCKCONFIG register. This functionality sets the DAC output timing resolution at  $1/(2 \times F_{CLKP/CLKN})$ .

### **GENERATING SIGNAL PATTERNS**

The AD9106 can generate three types of signal patterns under control of its programmable pattern generator.

- Continuous waveforms
- Periodic pulse train waveforms that repeat indefinitely
- Periodic pulse train waveforms that repeat a finite number of times

#### Run Bit

Setting the RUN bit in the PAT\_STATUS register to 1 arms the AD9106 for pattern generation. Clearing this bit shuts down the pattern generator as shown in Figure 45.

#### Trigger Terminal

A falling edge on the trigger terminal starts the generation of a pattern. If RUN is set, the falling edge of trigger starts pattern generation. As shown in Figure 43, the pattern generator state goes to "pattern on" a number of CLKP/CLKN clock cycles following the falling edge of trigger. This delay is programmed in the PATTERN\_DELAY bit field.

The rising edge on the trigger terminal is a request for the termination of pattern generation (see Figure 44).

### Pattern Bit (Read Only)

The read-only PATTERN bit in the PAT\_STATUS register indicates, when set to 1, that the pattern generator is in the "pattern on" state. A 0 indicates that the pattern generator is in the "pattern off" state.

1121-042

CLKN

## Pattern Types

- Continuous waveforms are output by some or all DACx for the duration of the pattern on state of the pattern generator. Continuous waveforms ignore pattern periods.
- Periodic pulse trains that repeat indefinitely are waveforms that are output once during each pattern period. Pattern periods occur one after the other as long as the pattern generator is in the pattern on state.
- Periodic pulse trains that repeat a finite number of times are just like those that repeat indefinitely except that the waveforms are output during a finite number of consecutive pattern periods.



### PATTERN GENERATOR PROGRAMMING

Figure 44 shows periodic pulse train waveforms as seen at the output to each of the four DACx. The four waveforms are generated in each pattern period. Each has its own start delay (START\_DLYx), a delay between the start of each pattern period and the start of the waveform. The four DACx waveforms are the same digital signal stored in SRAM and multiplied by the DACx digital gain factor. The SRAM data is read using each DACx address counter simultaneously.

### Setting Pattern Period

Two register bit fields are used to set the pattern period. The PAT\_PERIOD\_BASE field in the PAT\_TIMEBASE register sets the number of CLKP/N clock per PATTERN\_PERIOD LSB. The PATTERN\_PERIOD is programmed in the PAT\_PERIOD register. The longest pattern period available is  $65535 \times 16/F_{CLKP/CLKN}$ .

### Setting Waveform Start Delay Base

The waveform start delay base is programmed in the START\_DELAY\_BASE field of the PAT\_TIMEBASE register. Each DACx has a START\_DLYx register described in the DACX Input Data Paths section. The start delay base determines how many CLKP/CLKN clock cycles there are per START\_DELAYx LSB.



## DACx INPUT DATA PATHS

Each of the four DACx has its own digital data path. Timing in the DACx data paths is governed by the pattern generator. Each DACx data path includes a waveform selector, a waveform repeat controller, RAM output and DDS output multiplier (RAM output can amplitude modulate DDS output), DDSx cycle counter, DACx digital gain multiplier, and a DACx digital offset summer.

### DACx Digital Gain Multiplier

On its way into each DACx, the samples are multiplied by a 12-bit gain factor that has a range of  $\pm 2.0$ . These gain values are programmed in the DACx\_DGAIN registers.

### DACx Digital Offset Summer

DACx input samples are summed with a 12-bit dc offset value as well. The dc offset values are programmed in the DACxDOF registers.

#### DACx Waveform Selectors

Waveform selector inputs are

- DACx sawtooth generator output
- DACx pseudo random sequence generator output
- DACx dc constant generator output
- DACx pulsed, phase shifted DDS sine wave output
- RAM output
- DACx pulsed, phase shifted DDS sine wave output amplitude modulated by ram output

Waveform selection for each DACx is made by programming the WAVEx\_yCONFIG registers.

### DACx Pattern Period Repeat Controller

The PATTERN\_RPT bit in the PAT\_TYPE register controls whether the pattern output auto repeats (periodic pulse train repeats indefinitely) or repeats a number of consecutive times defined by the DACx\_REPEAT\_CYCLE fields. The latter are periodic pulse trains that repeat a finite number of times.

#### DACx, Number of DDS Cycles

Each DACx input data path establishes the pulse width of the sine wave output from the single common DDS in number of sine wave cycles. The cycle counts are programmed in DDS\_CYCx registers.

#### DACx DDS Phase Shift

Each DACx input data path shifts the phase of the output of the single common DDS. The phase shift is programmed using the DDSx\_PHASE fields.

## **DOUT FUNCTION**

In applications where AD9106 DACs drive high voltage amplifiers, such as in ultrasound transducer array element driver signal chains, it can be useful to turn on and off each amplifier at precise times relative to the waveform generated by each AD9106 DAC. The SDO/SDI2/DOUT terminal, can be configured to provide this function. One amplifier on/off strobe can be provided for all four DACs.

The SPI interface needs to be configured in 3-wire mode (see Figure 32 and Figure 33). This is accomplished by setting the SPI3WIRE or SPI3WIREM bits in the SPICONFIG register. When SPID\_RV or SPI\_DRVM of the SPICONFIG register is set to Logic 1, the SDO/SDI2/DOUT terminal provides the DOUT function.

### Manually Controlled DOUT

If DOUT\_MODE = 0 in the DOUT\_CONFIG register, DOUT can be turned on or off using the DOUT\_VAL bit of that same register.

### Pattern Generator Controlled DOUT

Figure 46 depicts the rising edge of a pattern generator controlled DOUT pulse. Figure 47 shows the falling edge. Pattern generator controlled DOUT is set by setting DOUT\_MODE = 1. Then, the start delay is programmed in the DOUT\_START\_DLY register and the stop delay is programmed into the DOUT\_STOP field of the DOUT\_CONFIG register.

DOUT goes high DOUT\_START[15:0] CLKP/CLKN cycles after the falling edge of the signal input to the trigger terminal. DOUT stays high as long as a pattern is being generated. DOUT goes low DOUT\_STOP[3:0] CLKP/CLKN cycles after the clock edge that causes pattern generation to stop.



### **DIRECT DIGITAL SYNTHESIZER (DDS)**

The direct digital synthesizer generates a sine wave that can be output on any of the four DACx. The DDS is a global shared signal resource. It can generate one sinusoid at a frequency determined by its tuning word input. The tuning word is 24 bits wide. The resolution of DDS tuning is  $F_{CLKP/CLKN}/2^{24}$ . The DDS output frequency is DDS\_TW ×  $F_{CLKP/CLKN}/2^{24}$ .

The DDS tuning word is programmed using one of two methods. For a fixed frequency, DDSTW\_MSB and DDSTW\_LSB are programmed with a constant. When the frequency of the DDS needs to change within each pattern period, a sequence of values stored in SRAM is combined with a selection of DDSTW\_MSB bits to form the tuning word.

## SRAM

The AD9106 4K  $\times$  12 SRAM can contain signal samples, amplitude modulation patterns, lists of DDS tuning words, or lists of DDS output phase offset words. Data is written to and read from the memory via the SPI port as long as the SRAM is not actively engaged in pattern generation (RUN = 0). To write to SRAM, set up the PAT\_STATUS register as follows:

- $BUF_READ = 0$
- MEM\_ACCESS = 1
- RUN = 0

To read data from SRAM, set up the PAT\_STATUS as follows:

- BUF\_READ = 1
- MEM\_ACCESS = 1
- RUN = 0

The SPI port address space for SRAM is location 0x6000 through 0x6FFF.

SRAM can be accessed using any of the SPI operating modes shown in Figure 32 through Figure 35. Using the SPI modes of operation shown in Figure 33 and Figure 34, the entire SRAM can be written in  $(2 + 2 \times 4096) \times 8/F_{SCLK}$  seconds. The SRAM is a shared signal generation resource. Data from this one  $4K \times 12$ memory can be used to generate signals for all four DAC.

When the PAT\_STATUS register RUN bit = 1 (pattern generation enabled), each DACx data path has its own SRAM address counter. Each address counter has its own START\_ADDRx and STOP\_ADDRx. During each pattern period, data is read from RAM after the START\_DELAYx period and while the each address counter is incrementing. SRAM is read simultaneously by all four DACx data paths.

### Incrementing Pattern Generation Mode SRAM Address Counters

Each of the SRAM address counters can be programmed to be incremented by CLKP/CLKN (default) or by the rising edge of the DDSx MSB. DDSx[11:0] are the DDS output samples for a given DACx. The DDS\_MSB\_ENx bits in the DDSx\_CONFIG register make this selection.

As an example, DDSx MSB could be used to clock the address counter when generating a chirp waveform from the DDS using a list of tuning words in SRAM. Each frequency setting dwells for one DDS output sinewave cycle.

## SAWTOOTH GENERATOR

There is a separate sawtooth signal generator for each DACx. When the sawtooth is selected in any of the PRESTORE\_SELx fields in the WAV4\_3CONFIG or WAV2\_1 CONFIG registers, the appropriate sawtooth generator is connected to the desired DACx digital data path.

Sawtooth types, shown in Figure 48, are selected using the SAW\_TYPEx fields in the SAWx\_yCONFIG registers. The number of samples per sawtooth waveform step is programmed in each SAW\_STEPx field.



## **PSEUDO-RANDOM SIGNAL GENERATOR**

The pseudo-random noise generator generates a noise signal on each DACx output if "Pseudo-Random Sequence" is selected in any of the PRESTORE\_SELx fields in the WAV4\_3CONFIG or WAV2\_1 CONFIG registers. The pseudo-random noise signals are generated as continuous waveforms only.

## **DC CONSTANT**

A programmable dc current between 0.0 and I<sub>OUTFSx</sub> can be generated on each DACx if the "Constant Value" in selected in any of the PRESTORE\_SELx fields of the WAV4\_3CONFIG or WAV2\_1 CONFIG registers. DC constant currents are generated as continuous waveforms only. The dc current level is programmed by writing to the DACx\_CONST field in the appropriate DACx\_CST register.

## **POWER SUPPLY NOTES**

The AD9106 supply rails are specified in Table 9. The AD9106 includes three on-chip linear regulators. The supply rails driven by these regulators are run at 1.8 V. Two usage rules for these regulators follow.

- When CLKVDD is 2.5 V or higher, the 1.8 V on-chip CLDO regulator may be used. If CLKVDD = 1.8 V, then the CLDO regulator must be disabled by setting the PDN\_LDO\_CLK bit in the POWERCONFIG register. CLKVDD and CLDO are connected together.
- When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1 and DLDO2 regulators may be used. If DVVD is 1.8 V, the DLDO1 and DLDO2 regulators must be disabled by setting the PDN\_LDO\_DIG1 and PDN\_LDO\_DIG2 bits in the POWERCONFIG register. DVDD, DLDO1, and DLDO2 are connected together.

## **POWER-DOWN CAPABILITIES**

The POWERCONFIG register allows the user to place the AD9106 in a reduced power dissipation configuration while the CLKP/CLKN input is running and the power supplies are on. DAC1, DAC2, DAC3, and DAC4 can all be put to sleep by setting the DACx\_SLEEP bits in the POWERCONFIG register.

Clocking of the waveform generator and the DACs can be turned off by setting the CLK\_PDN bit in the CLOCKCONFIG register. Taking these actions places the AD9106 in the power-down mode specified in Table 8.

# **APPLICATIONS INFORMATION**

## SIGNAL GENERATION EXAMPLES

AD9106 waveform and pattern generation examples are provided in this section.

Figure 49 shows a different waveform being generated by each DACx. The waveforms are all stored in the  $4K \times 12$  SRAM in different segments. DACx path address counters access the SRAM simultaneously. Each waveform is repeated once during each pattern period. In each pattern period a start delay is executed, then the pattern is read from SRAM.



Figure 49. Pattern Using Different Waveforms Stored in SRAM

Figure 50 shows pulsed sine waves generated by each DACx. The DDS generates a sine wave at a programmed frequency. Each DACx channel is programmed with a start delay and a number of sine wave cycles to output.



Figure 51 shows a pulsed sinewave generated by DAC1 and each of the three available sawtooth wave shapes generated by DAC2, DAC3, and DAC4 in successive pattern periods with start delay.



Figure 51. Pulsed SineWaves and Sawtooth Waveforms in Pattern Periods

# **Data Sheet**

# AD9106

Figure 52 shows all DACx outputting sine waves modulated by an amplitude envelope. The sine wave is generated by the DDS and the amplitude envelope is stored in SRAM. Different start delays and digital gain multipliers are applied by each DACx input data path.



Figure 53 and Figure 54 show the four DACs generating continuous waveforms. One with start delays, one without.



# **REGISTER MAP**

## Table 14. Register Summary

Addr (Hex)	Register Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW			
0x00	SPICONFIG	[15:8]	LSBFIRST	SPI3WIRE	RESET	DOUBLESPI	SPI_DRV	DOUT_EN		VED[3:2]	0x00	RW			
		[7:0]	RESER	VED[1:0]	DOUT_ENM	SPI_DRVM	DOUBLESPIM	RESETM	SPI3WIREM	LSBFIRSTM	-				
0x01	POWERCONFIG	[15:8]		RES	ERVED		CLK_LDO_STAT	DIG1_LDO_STAT	DIG2_LDO_STAT	PDN_LDO_CLK	0x00	RW			
		[7:0]	PDN_LDO_DIG1	PDN_LDO_DIG2	REF_PDN	REF_EXT	DAC1_SLEEP	DAC2_SLEEP	DAC3_SLEEP	DAC3_SLEEP DAC4_SLEEP					
0x02	CLOCKCONFIG	[15:8]		RESERV	/ED[15:12]		DIS_CLK1	DIS_CLK2	DIS_CLK3	DIS_CLK4	0x00				
		[7:0]	DIS_DCLK	CLK_SLEEP	CLK_PDN	EPS	DAC1_INV_CLK	DAC2_INV_CLK	DAC3_INV_CLK	DAC4_INV_CLK		RW			
0x03	REFADJ	[15:8]				RE	SERVED[9:2]								
		[7:0]	RESER	VED[1:0]				BGDR				R₩			
0x04	DAC4AGAIN	[15:8]	RESERVED				DAC4_GAIN_CA	AL.							
		[7:0]	RESERVED				DAC4_GAIN					R₩			
0x05	DAC3AGAIN	[15:8]	RESERVED				DAC3_GAIN_CA	AL.		0x00	RW				
		[7:0]	RESERVED				DAC3_GAIN								
0x06	DAC2AGAIN	[15:8]	RESERVED				DAC2_GAIN_CA	AL.		0x00	R₩				
		[7:0]	RESERVED				DAC2_GAIN								
0x07	DAC1AGAIN	[15:8]	RESERVED				DAC1_GAIN_CA	AL.			0x00	RW			
		[7:0]	RESERVED				DAC1_GAIN								
0x08	DACxRANGE	[15:8]				F	ESERVED				0x00	RW			
0,00	Differintee	[7:0]	DAC4 C	GAIN_RNG	DAC3	GAIN_RNG		_GAIN_RNG	DAC1	GAIN_RNG	0,000				
0x09	DAC4RSET	[15:8]	DAC4_RSET_EN		RVED	_		DAC4_RSET_CAL		_	0x	RW			
0.00	Difember	[7:0]		RESERVED	-			DAC4_RSET			000A				
0x0A	DAC3RSET	[15:8]	DAC3_RSET_EN	RES	ERVED			DAC3_RSET_CAL			0x	RW			
0.00	DACSHSET	[7:0]	Bries_iisei_eit	RESERVED				DAC3_RSET			000A				
0x0B	DAC2RSET	[15:8]	DAC2_RSET_EN		ERVED			DAC2_RSET_CAL			0x	RW			
UNUD	DACENSET	[7:0]	bride_iiber_eii	RESERVED				DAC2_RSET			000A	<b>N**</b>			
0x0C	DAC1RSET	[15:8]	DAC1 RSET EN	AC1_RSET_EN RESERVED DAC1_RSET_CAL RESERVED DAC1_RSET							DAC1 RSET CAL			0x	RW
UXUC	DACTRISET	[7:0]	Diter_toer_en								000A	RVV			
0x0D	CALCONFIG	[15:8]	RESERVED	COMP_OFFSET	COMP_OFFSET	RSET_CAL_OF	RSET_CAL_UF	GAIN_CAL_OF	GAIN_CAL_UF	CAL_RESET	0x00	RW			
UXUD	CALCONING			_OF	_UF			0,11120,12201		crite_ritet	0,00	n ••			
		[7:0]	CAL_MODE	CAL_MODE_EN	COMP_	_CAL_RNG	CAL_CLK_EN		CAL_CLK_DIV						
0x0E	COMPOFFSET	[15:8]	RESERVED				COMP_OFFSET_C	CAL	-		0x00	RW			
		[7:0]			RE	SERVED			CAL_FIN	START_CAL					
0x1D	RAMUPDATE	[15:8]					ERVED[14:7]				0x00	RW			
		[7:0]				RESERVED[6:	0]			RAMUPDATE					
0x1E	PAT_STATUS	[15:8]				RES	ERVED[12:5]				0x00	RW			
		[7:0]		RESEF	RVED[3:0]		BUF_READ	MEM_ACCESS	PATTERN	RUN					
0x1F	PAT_TYPE	[15:8]				RES	ERVED[14:7]				0x00	RW			
		[7:0]				RESERVED[6:	0]			PATTERN_RPT					
0x20	PATTERN_DLY	[15:8]				PATTER	RN_DELAY[15:8]				0x	RW			
		[7:0]				PATTE	RN_DELAY[7:0]				000E				
0x22	DAC4DOF	[15:8]				DAC4_D	IG_OFFSET[11:4]				0x00	RW			
		[7:0]		DAC4_DIG	i_OFFSET[3:0]			RESE	ERVED						
0x23	DAC3DOF	[15:8]				DAC3_D	IG_OFFSET[11:4]				0x00	RW			
		[7:0]		DAC3_DIG	i_OFFSET[3:0]			RESE	ERVED						
0x24	DAC2DOF	[15:8]				DAC2_D	IG_OFFSET[11:4]				0x00	RW			
		[7:0]		DAC2_DIC	_OFFSET[3:0]			RESI	ERVED						
	DAC1DOF	[15:8]				DAC1_D	IG_OFFSET[11:4]				0x00	RW			
0x25		[7:0]		DAC1_DIG	i_OFFSET[3:0]			RESE	ERVED						
0x25		[7:0]						(FD) (FD			+-				
0x25 0x26	WAV4_3CONFIG		RESI	ERVED	PREST	ORE_SEL4	RE	SERVED	WAV	'E_SEL4	0000	RW			
	WAV4_3CONFIG			ERVED ERVED		ORE_SEL4 ORE_SEL3		SERVED		'E_SEL4 'E_SEL3	0000	RW			
	WAV4_3CONFIG	[15:8] [7:0]	RESI		PREST				WAV		0000 0x00	RW RW			

# **Data Sheet**

# AD9106

Addr (Hex)	Register Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<b>Reset</b> 0x0111		
0x28	PAT_TIMEBASE	[15:8]	RESERVED PAT_PERIOD_BASE			HOLD							
		[7:0]		PAT_PE	RIOD_BASE			START_D	ELAY_BASE		0x8000	_	
0x29	PAT_PERIOD	[15:8]					PERIOD[15:8]			BASE			
		[7:0]					_PERIOD[7:0]				0x0101	_	
0x2A	DAC4_3PATx	[15:8]					PEAT_CYCLE			ED ED ED ED ED ED ED ED ED ED ED ED ED E			
0.00	DAGO ADAT	[7:0]					PEAT_CYCLE					- 107	
0x2B	DAC2_1PATx	[15:8] [7:0]					PEAT_CYCLE				0x0101	RW	
0x2C	DOUT_START	[7:0]					TART[15:8]				0x0003		
UX2C	_DLY	[15:8]					START[7:0]				0x0003	Rvv	
0x2D	DOUT_CONFIG	[15:8]					VED[9:2]				0x00	RW	
UXZD	DOUT_CONFIG	[7:0]	RESER	VED[1:0]	DOUT_VAL	DOUT_MODE	(120[).2]	DOUT	_STOP		0,000	RVV	
0x2E	DAC4_CST	[15:8]	nesen		5001_1112		ONST[11:4]				0x00	RW	
UAZL	DAC4_C31	[7:0]		DAC4 (	CONST[3:0]	Ditei_e		RESE	RVED		0,000	N **	
0x2F	DAC3_CST	[15:8]				DAC3 C	ONST[11:4]	-	-		0x00	RW	
0721	Dries_est	[7:0]		DAC3 (	CONST[3:0]	5/105_0	0.00.00.00	RESE	RVED			N**	
0x30	DAC2_CST	[15:8]				DAC2 C	ONST[11:4]			D AY_BASE AY_BASE AY_BASE AY_BASE  AY_BASE  STOP  VED VED VED VED VED VED VED VED VED VE		R₩	
0,100	27102_001	[7:0]		DAC2_C	CONST[3:0]			RESE	RVED	D AY_BASE AY_BASE AY_BASE  TRIG_DELAY_EN RESERVED			
0x31	DAC1_CST	[15:8]				DAC1_C	ONST[11:4]				0x00	RW	
		[7:0]		DAC1_C	CONST[3:0]			RESE	RVED	AY_BASE AY AY_BASE AY_BASE AY_BASE AY AY AY AY AY AY AY AY AY AY AY AY AY A			
0x32	DAC4_DGAIN	[15:8]				DAC4_DI	G_GAIN[11:4]	1:4]		VED		RW	
		[7:0]		DAC4_DI	G_GAIN[3:0]			RESE	RVED	0x00			
0x33	DAC3_DGAIN	[15:8]				DAC3_DI	G_GAIN[11:4]			0x00	R₩		
		[7:0]		DAC3_DI	G_GAIN[3:0]			RESE	RVED				
0x34	DAC2_DGAIN	[15:8]				DAC2_DI	G_GAIN[11:4]			0x00	RW		
0,10 1		[7:0]		DAC2_DI	G_GAIN[3:0]			RESE	RVED				
0x35	DAC1_DGAIN	[15:8]				DAC1_DI	G_GAIN[11:4]			0x00	RW		
	_	[7:0]		DAC1_DI	G_GAIN[3:0]			RESE	RVED	_			
0x36	SAW4_3CONFIG	[15:8]			SAV	W_STEP4					0x00	RW	
	_	[7:0]			SAV	W_STEP3			S				
0x37	SAW2_1CONFIG	[15:8]			SAV	W_STEP2			S	AW_TYPE2	0x00	R₩	
		[7:0]			SAV	W_STEP1			S	AW_TYPE1			
0x38	RESERVED					RES	ERVED						
to 0x3D													
	DDS_TW32	[15:8]				DDSTW	_MSB[15:8]				0x00	вW	
		[7:0]				DDSTW	_MSB[7:0]						
0x3F	DDS_TW1	[15:8]				DDS	TW_LSB				0x00	RW	
	_	[7:0]				RES	ERVED						
0x40	DDS4_PW	[15:8]				DDS4_F	HASE[15:8]				0x00	RW	
		[7:0]				DDS4_I	PHASE[7:0]						
0x41	DDS3_PW	[15:8]				DDS3_F	HASE[15:8]				0x00	RW	
		[7:0]				DDS3_	PHASE[7:0]						
0x42	DDS2_PW	[15:8]				DDS2_F	HASE[15:8]				0x00	RW	
		[7:0]				DDS2_I	PHASE[7:0]						
0x43	DDS1_PW	[15:8]				DDS1_F	HASE[15:8]				0x00	RW	
		[7:0]				DDS1_	PHASE[7:0]						
0x44	TRIG_TW_SEL	[15:8]				RESER	VED[13:6]				0x00	RW	
		[7:0]											
0x45	DDSx_CONFIG	[15:8]	DDS_COS_EN4	DDS_MSB_EN4	RES	SERVED	DDS_COS_EN3	DDS_MSB_EN3	RESERVED	L	0x00	RW	
		[7:0]	DDS_COS_EN2	DDS_MSB_EN2	RES	SERVED	DDS_COS_EN1	DDS_MSB_EN1	RESERVED	TW_MEM_EN			
	TW_RAM	[15:8]		RES	ERVED			RESE	RVED	I	0x00	RW	
0x47	_CONFIG											1	

# Data Sheet

Addr (Hex)	Register Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x50	START_DLY4	[15:8]				START	DELAY4[15:8]				0x00	R₩	
		[7:0]				START	_DELAY4[7:0]						
0x51	START_ADDR4	[15:8]				START	_ADDR4[11:4]			0x00	RW		
	_	[7:0]		STAF	RT_ADDR4[3:0]			RES	SERVED				
0x52	STOP_ADDR4	[15:8]				STOP_	ADDR4[11:4]			0x00	R₩		
		[7:0]		STO	P_ADDR4[3:0]			RES	SERVED				
0x53	DDS_CYC4	[15:8]				DDS	CYC4[15:8]				0x0001	RW	
		[7:0]				DDS	_CYC4[7:0]						
0x54	START_DLY3	[15:8]				START	DELAY3[15:8]				0x00	R₩	
		[7:0]				START	_DELAY3[7:0]						
0x55	START_ADDR3	[15:8]				START	_ADDR3[11:4]			IVED		₽W	
	_	[7:0]		STAF	RT_ADDR3[3:0]			RES	SERVED				
0x56	STOP_ADDR3	[15:8]				STOP_	ADDR3[11:4]				0x00	R₩	
		[7:0]		STO	P_ADDR3[3:0]			RES	SERVED				
0x57	DDS_CYC3	[15:8]				DDS	_CYC3[15:8]			0x0001	RW		
		[7:0]				DDS	_CYC3[7:0]						
0058	058 START_DLY2 [15:8	[15:8]		START_DELAY2[15:8]							0x00	R₩	
		[7:0] START_DELAY2[7:0]											
0x59	START_ADDR2	[15:8]		START_DELA72[7:0] START_ADDR2[11:4]							0x00	RW	
	_	[7:0]		START_ADDR2[11:4] START_ADDR2[3:0] RESERVED									
0x5A	STOP_ADDR2	[15:8]				STOP	ADDR2[11:4]		RESERVED			₽₩	
		[7:0]		STO	P_ADDR2[3:0]			RES					
0x5B	DDS_CYC2	[15:8]				DDS	CYC2[15:8]				0x0001	RW	
		[7:0]				DDS	_CYC2[7:0]						
0x5C	START_DLY1	[15:8]				START	DELAY1[15:8]				0x00	RW	
		[7:0]				START	_DELAY1[7:0]						
0x5D	START_ADDR1	[15:8]				START	_ADDR1[11:4]				0x00	RW	
		[7:0]		STAF	RT_ADDR1[3:0]			RES	SERVED				
0x5E	STOP_ADDR1	[15:8]				STOP_	ADDR1[11:4]				0x00	R₩	
		[7:0]		STO	P_ADDR1[3:0]			RES	SERVED				
005F	DDS_CYC1	[15:8]				DDS	CYC1[15:8]				0x0001	RW	
		[7:0]	DDS_CYC1[7:0]										
0060	CFG_ERROR	[15:8]	ERROR_CL	EAR			CFG_ERROR	[8:2]			0x00	R	
		[7:0]	CF	G_ERROR[1:0]		_LG PAT_DLY_SHOR		PERIOD	ODD_ADDR				
0v6000	SRAM_DATA	[15:8]			_ERR RESERVED	_ERR	_SHORT_ERR	_SHORT_ERR	_ERR DATA[11:8]	_EKK	N/A	R₩	
to		[7:0]				SRAN	1_DATA[7:0]	SAAM_	2			R.W	
0x6FFF		[7.0]				510 10							

## **REGISTER DESCRIPTIONS**

## SPI Control Register (SPICONFIG, Address 0x00)

#### Table 15. Bit Descriptions for SPICONFIG

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
15	LSBFIRST LSB first selection. 0 MSB first per SPI standard (default).		0	RW	
		0	MSB first per SPI standard (default).		
		1	LSB first per SPI standard.		
14	SPI3WIRE		Selects if SPI is using 3-wire or 4-wire interface.	0	RW
		0	4-wire SPI.		
		1	3-wire SPI.		
13	RESET		Executes software reset of SPI and controllers, reloads default register values, except for Register 0x00.	0	RW
		0	Normal status.		
		1	Resets whole register map, except for Register 0x00.		
12	DOUBLESPI		Double SPI data line.	0	RW
		0	The SPI port has only 1 data line and can be used as a 3-wire or 4-wire interface.		
		1	The SPI port has 2 data lines: both bidirectional defining a pseudo dual 3-wire interface where CS and SCLK are shared between the two ports.		
			This mode is only available for RAM data read or write.		
11	SPI_DRV		Double-drive ability for SPI output.	0	RW
		0	Single SPI output drive ability.		
		1	Two-time drive ability on SPI output.		
10	DOUT_EN		Enables DOUT signal on SDO/SDI2/DOUT pin.	0	RW
		0	SDO/SDI2 function input/output. DOUT function output.		
[9:6]	RESERVED	1			RW
[9.0] 5			Enable DOUT signal on SDO/SDI2/DOUT pin.		RW
-	DOUT_ENM <sup>1</sup>			-	
4	SPI_DRVM <sup>1</sup>		Double-drive ability for SPI output.	0	RW
3	DOUBLESPIM <sup>1</sup>		Double SPI data line.	0	RW
2	RESETM <sup>1</sup>		Executes software reset of SPI and controllers, reloads default register values, except for Register 0x00.	0	RW
1	SPI3WIREM <sup>1</sup>		Selects if SPI is using 3-wire or 4-wire interface.	0	RW
0	LSBFIRSTM <sup>1</sup>		LSB first selection.	0	RW

<sup>1</sup> SPICONFIG[10:15] should always be set to the mirror of SPICONFIG[5:0] to allow easy recovery of the SPI operation when the LSBFIRST bit is set incorrectly. Bit[15] = Bit[0], Bit[14] = Bit[1], Bit[13] = Bit[2], Bit[12] = Bit[3], Bit[11] = Bit[4] and Bit[10] = Bit[5].

#### Power Status Register (POWERCONFIG, Address 0x01)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
[15:12]	RESERVED			0x00	RW
11	CLK_LDO_STAT		Read-only flag indicating CLKVDD_1P8 LDO is on.	0	R
10	DIG1_LDO_STAT		Read-only flag indicating DVDD1 LDO is on.	0	R
9	DIG2_LDO_STAT		Read-only flag indicating DVDD2 LDO is on.	0	R
8	PDN_LDO_CLK		Disables the CLKVDD_1P8 LDO. An external supply is required.	0	RW
7	PDN_LDO_DIG1		Disables the DVDD1 LDO. An external supply is required.	0	RW
6	PDN_LDO_DIG2		Disables the DVDD2 LDO. An external supply is required.	0	RW
5	REF_PDN		Disables 10 k $\Omega$ resistor that creates REFIO voltage. User can drive with external voltage or provide external BG resistor.	0	RW
4	REF_EXT		Power down main BG reference including DAC bias.	0	RW
3	DAC1_SLEEP		Disables DAC1 output current.	0	RW
2	DAC2_SLEEP		Disables DAC2 output current.	0	RW
1	DAC3_SLEEP		Disables DAC3 output current.	0	RW
0	DAC4_SLEEP		Disables DAC4 output current.	0	RW

### Table 16. Bit Descriptions for POWERCONFIG

### Clock Control Register (CLOCKCONFIG, Address 0x02)

### Table 17. Bit Descriptions for CLOCKCONFIG

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:12]	RESERVED			0x000	RW
11	DIS_CLK1		Disables the analog clock to DAC1 out of the clock distribution block.	0	RW
10	DIS_CLK2		Disables the analog clock to DAC2 out of the clock distribution block.	0	RW
9	DIS_CLK3		Disables the analog clock to DAC3 out of the clock distribution block.	0	RW
8	DIS_CLK4		Disables the analog clock to DAC4 out of the clock distribution block.	0	RW
7	DIS_DCLK		Disables the clock to core digital block.	0	RW
6	CLK_SLEEP		Enables a very low power clock mode.	0	RW
5	CLK_PDN		Disables and powers down main clock receiver. No clocks will be active in the part.	0	RW
4	EPS		Enables Power Save (EPS) enables a low power option for the clock receiver, but maintains low jitter performance on DAC clock rising edge. The DAC clock falling edge is substantially degraded.	0	RW
3	DAC1_INV_CLK		Cannot use EPS while using this bit. Inverts the clock inside DAC Core 1 allowing 180° phase shift in DAC1 update timing.	0	RW
2	DAC2_INV_CLK		Cannot use EPS while using this bit. Inverts the clock inside DAC Core 2 allowing 180° phase shift in DAC2 update timing.	0	RW
1	DAC3_INV_CLK		Cannot use EPS while using this bit. Inverts the clock inside DAC Core 3 allowing 180° phase shift in DAC3 update timing.	0	RW
0	DAC4_INV_CLK		Cannot use EPS while using this bit. Inverts the clock inside DAC Core 4 allowing 180° phase shift in DAC4 update timing.	0	RW

## Reference Resistor Register (REFADJ, Address 0x03)

#### Table 18. Bit Descriptions for REFADJ

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:6]	RESERVED			0x000	RW
[5:0]	BGDR		Adjusts the BG 10 k $\Omega$ resistor (nominal) to 8 k $\Omega$ to 12 k $\Omega$ , changes BG voltage from 800 mV to 1.2 V, respectively.	0x00	RW

#### DAC4 Analog Gain Register (DAC4AGAIN, Address 0x04)

Table 17. Die Descriptions for Directionity							
Bits	Bit Field Name	Settings	Description	Reset	Access		
15	RESERVED			0	RW		
[14:8]	DAC4_GAIN_CAL		DAC4 analog gain calibration output—read only.	0x00	R		
7	RESERVED			0	RW		
[6:0]	DAC4_GAIN		DAC4 analog gain control while not in calibration mode—twos complement.	0x00	RW		

#### Table 19. Bit Descriptions for DAC4AGAIN

### DAC3 Analog Gain Register (DAC3AGAIN, Address 0x05)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
15	RESERVED			0	RW
[14:8]	DAC3_GAIN_CAL		DAC3 analog gain calibration output—read only.	0x00	R
7	RESERVED			0	RW
[6:0]	DAC3_GAIN		DAC3 analog gain control while not in calibration mode—twos complement.	0x00	RW

#### Table 20. Bit Descriptions for DAC3AGAIN

#### DAC2 Analog Gain Register (DAC2AGAIN, Address 0x06)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
15	RESERVED			0	RW
[14:8]	DAC2_GAIN_CAL		DAC2 analog gain calibration output—read only.	0x00	R
7	RESERVED			0	RW
[6:0]	DAC2_GAIN		DAC2 analog gain control while not in calibration mode—twos complement.	0x00	RW

#### Table 21. Bit Descriptions for DAC2AGAIN

### DAC1 Analog Gain Register (DAC1AGAIN, Address 0x07)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
15	RESERVED			0	RW
[14:8]	DAC1_GAIN_CAL		DAC1 analog gain calibration output—read only.	0x00	R
7	RESERVED			0	RW
[6:0]	DAC1_GAIN		DAC1 analog gain control while not in calibration mode—twos complement.	0x00	RW

### Table 22. Bit Descriptions for DAC1AGAIN

### DAC Analog Gain Range Register (DACxRANGE, Address 0x08)

Table 25. Die Descriptions for DACKANGE							
Bits	Bit Field Name	Settings	Description	Reset	Access		
[15:8]	RESERVED			0x00	RW		
[7:6]	DAC4_GAIN_RNG		DAC4 gain range control.	0x0	RW		
[5:4]	DAC3_GAIN_RNG		DAC3 gain range control.	0x0	RW		
[3:2]	DAC2_GAIN_RNG		DAC2 gain range control.	0x0	RW		
[1:0]	DAC1_GAIN_RNG		DAC1 gain range control.	0x0	RW		

#### Table 23. Bit Descriptions for DACxRANGE

### FSADJ4 Register (DAC4RSET, Address 0x09)

Table 24. Bit Descriptions for DACARSET							
Bits	Bit Field Name	Settings	Description	Reset	Access		
15	DAC4_RSET_EN		For write, enable the internal R <sub>SET</sub> resistor for DAC4; for read, R <sub>SET</sub> for DAC4 is enabled during calibration mode.	0x00	RW		
[14:13]	RESERVED			0x00	RW		
[12:8]	DAC4_RSET_CAL		Digital control value of R <sub>SET</sub> resistor for DAC4 after calibration—read only.	0x00	R		
[7:5]	RESERVED			0x00	RW		
[4:0]	DAC4_RSET		Digital control to set the value of R <sub>SET</sub> resistor in DAC4.	0x0A	RW		

## Table 24. Bit Descriptions for DAC4RSET

### FSADJ3 Register (DAC3RSET, Address 0x0A)

#### Table 25. Bit Descriptions for DAC3RSET

Bits	Bit Field Name	Settings	Description	Reset	Access		
15	DAC3_RSET_EN		For write, enable the internal R <sub>SET</sub> resistor for DAC3; for read, R <sub>SET</sub> for DAC3 is enabled during calibration mode.	0	RW		
[14:13]	RESERVED			0x0	RW		
[12:8]	DAC3_RSET_CAL		Digital control value of R <sub>SET</sub> resistor for DAC3 after calibration—read only.	0x00	R		
[7:5]	RESERVED			0x0	RW		
[4:0]	DAC3_RSET		Digital control to set the value of R <sub>SET</sub> resistor in DAC3.	0x0A	RW		

### FSADJ2 Register (DAC2RSET, Address 0x0B)

#### Table 26. Bit Descriptions for DAC2RSET

Bits	Bit Field Name	Settings	Description	Reset	Access
15	DAC2_RSET_EN		For write, enable the internal R <sub>SET</sub> resistor for DAC2; for read, R <sub>SET</sub> for DAC2 is enabled during calibration mode.	0	RW
[14:13]	RESERVED			0x0	RW
[12:8]	DAC2_RSET_CAL		Digital control value of R <sub>SET</sub> resistor for DAC2 after calibration—read only.	0x00	R
[7:5]	RESERVED			0x0	RW
[4:0]	DAC2_RSET		Digital control to set the value of R <sub>SET</sub> resistor in DAC2.	0xA	RW

### FSADJ1 Register (DAC1RSET, Address 0x0C)

### Table 27. Bit Descriptions for DAC1RSET

Bits	Bit Field Name	Settings	Description	Reset	Access
15	DAC1_RSET_EN		For write, enable the internal $R_{\text{SET}}$ resistor for DAC1; for read, $R_{\text{SET}}$ for DAC1 is enabled during calibration mode.	0x00	RW
[14:13]	RESERVED			0x00	RW
[12:8]	DAC1_RSET_CAL		Digital control value of R <sub>SET</sub> resistor for DAC1 after calibration—read only.	0x00	R
[7:5]	RESERVED			0x0	RW
[4:0]	DAC1_RSET		Digital control to set the value of R <sub>SET</sub> resistor in DAC1.	0x0A	RW
AD9106

# Calibration Register (CALCONFIG, Address 0x0D)

Bits	Bit Field Name	Settings	Description	Reset	Access
15	RESERVED			0	RW
14	COMP_OFFSET_OF		Compensation offset calibration value overflow.	0	R
13	COMP_OFFSET_UF		Compensation offset calibration value underflow.	0	R
12	RSET_CAL_OF		R <sub>SET</sub> calibration value overflow.	0	R
11	RSET_CAL_UF		R <sub>SET</sub> calibration value underflow.	0	R
10	GAIN_CAL_OF		Gain calibration value overflow.	0	R
9	GAIN_CAL_UF		Gain calibration value underflow.	0	R
8	CAL_RESET		Pulse this bit high and low to reset the calibration results.	0	RW
7 <sup>1</sup>	CAL_MODE		Read-only flag indicating calibration is being used.	0	R
<b>6</b> <sup>1</sup>	CAL_MODE_EN		Enables the gain calibration circuitry.	0	RW
[5:4]	COMP_CAL_RNG		Offset calibration range.	0x0	RW
3	CAL_CLK_EN		Enables the calibration clock to calibration circuitry.	0	RW
[2:0]	CAL_CLK_DIV		Sets divider from DAC clock to calibration clock.	0x0	RW

# Table 28. Bit Descriptions for CALCONFIG

<sup>1</sup> Change of location

# Comp Offset Register (COMPOFFSET, Address 0x0E)

Bits	Bit Field Name	Settings	Description	Reset	Access
15	RESERVED			0x00	RW
[14:8]	COMP_OFFSET_CAL		The result of the offset calibration for the comparator.	0x00	R
[7:2]	RESERVED			0x00	RW
1	CAL_FIN		Read-only flag indicating calibration is completed.	0x00	R
0	START_CAL		Start a calibration cycle.	0x00	RW

#### Table 29. Bit Descriptions for COMPOFFSET

# Update Pattern Register (RAMUPDATE, Address 0x1D)

#### Table 30. Bit Descriptions for RAMUPDATE

Bits	Bit Name	Settings	Description	Reset	Access
[15:1]	RESERVED			0x00	RW
0	RAMPUPDATE		Update all SPI setting with new configuration (self clearing).	0	RW

### *Command/Status Register (PAT\_STATUS, Address 0x1E)*

Bits	Bit Field Name	Settings	Description	Reset	Access				
[15:4]	RESERVED			0x000	RW				
3	BUF_READ		Read back from updated buffer.	0	RW				
2	MEM_ACCESS		Memory SPI access enable.	0	RW				
1	PATTERN		Status of pattern being played, read only.	0	R				
0	RUN		Allows the pattern generation and stop pattern after trigger.	0	RW				

#### Table 31. Bit Descriptions for PAT\_STATUS

### Command/Status Register (PAT\_TYPE, Address 0x1F)

Table 5	Table 52. Dit Descriptions for TAT_TTL									
Bits	Bit Field Name	Settings	Description	Reset	Access					
[15:1]	RESERVED			0x0000	RW					
0	PATTERN_RPT		Setting this bit allows the pattern to repeat the number of times defined in DAC4_3PATx and DAC2_1PATx.	0	RW					
		0	Pattern continuously runs.							
		1	Pattern repeats the number of times defined in DAC4_3PATx and DAC2_1PATx.							

#### Table 32. Bit Descriptions for PAT\_TYPE

# Trigger Start to Real Pattern Delay Register (PATTERN\_DLY, Address 0x20)

Table 3	Table 33. Bit Descriptions for PATTERN_DLY								
Bits	Bit Field Name	Settings	Description	Reset	Access				
[15:0]	PATTERN_DELAY		Time between trigger low and pattern start in number of DAC clock cycles + 1.	0x000E	RW				

# DAC4 Digital Offset Register (DAC4DOF, Address 0x22) Table 34. Bit Descriptions for DAC4DOF

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC4_DIG_OFFSET		DAC4 digital offset.	0x000	RW
[3:0]	RESERVED			0x00	RW

# DAC3 Digital Offset Register (DAC3DOF, Address 0x23)

#### Table 35. Bit Descriptions for DAC3DOF

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC3_DIG_OFFSET		DAC3 digital offset.	0x000	RW
[3:0]	RESERVED			0x0	RW

# DAC2 Digital Offset Register (DAC2DOF, Address 0x24)

#### Table 36. Bit Descriptions for DAC2DOF

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC2_DIG_OFFSET		DAC2 digital offset.	0x000	RW
[3:0]	RESERVED			0x00	RW

# DAC1 Digital Offset Register (DAC1DOF, Address 0x25)

#### Table 37. Bit Descriptions for DAC1DOF

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC1_DIG_OFFSET		DAC1 digital offset.	0x000	RW
[3:0]	RESERVED			0x00	RW

# Wave3/Wave4 Select Register (WAV4\_3CONFIG, Address 0x26)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
[15:14]	RESERVED			0x00	RW
[13:12]	PRESTORE_SEL4			0x00	RW
		0	Constant value held into DAC4 constant value MSB/LSB register.		
		1	Sawtooth defined in DAC4 sawtooth configuration register (SAW4_3CONFIG).		
		2	Pseudo-random sequence.		
		3	DDS4 output.		
[11:10]	RESERVED			0x00	RW
[9:8]	WAVE_SEL4			0x1	RW
		0	Waveform read from RAM between START_ADDR4 and STOP_ADDR4.		
		1	Prestored waveform.		
		2	Prestored waveform using START_DELAY4 and PATTERN_PERIOD.		
		3	Prestored waveform modulated by waveform from RAM.		
[7:6]	RESERVED			0x00	RW
[5:4]	PRESTORE_SEL3			0x00	RW
		0	Constant value held into DAC3 constant value MSB/LSB register.		
		1	Sawtooth defined in DAC3 sawtooth configuration register (SAW4_3CONFIG).		
		2	Pseudo-random sequence.		
		3	DDS3 output.		
[3:2]	RESERVED			0x00	RW
[1:0]	WAVE_SEL3			0x1	RW
		0	Waveform read from RAM between START_ADDR3 and STOP_ADDR3.		
		1	Prestored waveform.		
		2	Prestored waveform using START_DELAY3 and PATTERN_PERIOD.		
		3	Prestored waveform modulated by waveform from RAM.		

# Table 38. Bit Descriptions for WAV4\_3CONFIG

# Wave1/Wave2 Select Register (WAV2\_1CONFIG, Address 0x27)

# Table 39. Bit Descriptions for WAV2\_1CONFIG

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:14]	RESERVED			0x0	RW
[13:12]	PRESTORE_SEL2			0x0	RW
		0	Constant value held into DAC2 constant value MSB/LSB register.		
		1	Sawtooth defined in DAC2 sawtooth configuration register (SAW2_1CONFIG).		
		2	Pseudo-random sequence.		
		3	DDS2 output.		
11	MASK_DAC4		Mask DAC4 to DAC4_CONST value.	0	RW
10	CH2_ADD		Add DAC2 and DAC4, output at DAC2.	0	RW
		0	Normal operation for DAC2/DAC4.		
		1	Add DAC2 and DAC4, output from DAC2.		
[9:8]	WAVE_SEL2			0x1	RW
		0	Waveform read from RAM between START_ADDR2 and STOP_ADDR2.		
		1	Prestored waveform.		
		2	Prestored waveform using START_DELAY2 and PATTERN_PERIOD.		
		3	Prestored waveform modulated by waveform from RAM.		
[7:6]	RESERVED			0x0	RW

Bits	Bit Field Name	Settings	Description	Reset	Access
[5:4]	PRESTORE_SEL1			0x0	RW
		0	Constant value held into DAC1 constant value MSB/LSB register.		
		1	Sawtooth defined in DAC1 sawtooth configuration register (SAW2_1CONFIG).		
		2	Pseudo-random sequence.		
		3	DDS1 output.		
3	MASK_DAC3		Mask DAC3 to DAC3_CONST value.	0	RW
2	CH1_ADD		Add DAC1 and DAC3, output at DAC1.	0	RW
		0	Normal operation for DAC1/DAC3.		
		1	Add DAC1 and DAC3, and output at DAC1. In this start_delay case, DAC3 output remains unchanged.		
[1:0]	WAVE_SEL1			0x1	RW
		0	Waveform read from RAM between START_ADDR1 and STOP_ADDR1.		
		1	Prestored waveform.		
		2	Prestored waveform using START_DELAY1 and PATTERN_PERIOD.		
		3	Prestored waveform modulated by waveform from RAM.		

# DAC Time Control Register (PAT\_TIMEBASE, Address 0x28)

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:12]	RESERVED		•	0x00	RW
[11:8]	HOLD		Number of times the DAC value holds the sample (0 = DAC holds for 1 sample).	0x1	RW
[7:4]	PAT_PERIOD_BASE		Number of DAC clock period per PATTERN_PERIOD LSB (0 = PATTERN_PERIOD LSB = 1 DAC clock period).	0x1	RW
[3:0]	START_DELAY_BASE		Number of DAC clock period per START_DELAYx LSB (0 = START_DELAYx LSB = 1 DAC clock period).	0x1	RW

#### Table 40. Bit Descriptions for PAT\_TIMEBASE

# Pattern Period Register (PAT\_PERIOD, Address 0x029)

#### Table 41. Bit Descriptions for PAT\_PERIOD

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	PATTERN_PERIOD		Pattern period register.	0x8000	RW

#### DAC3/DAC4 Pattern Repeat Cycles Register (DAC4\_3PATx, Address 0x2A)

# Table 42. Bit Descriptions for DAC4\_3PATx

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:8]	DAC4_REPEAT_CYCLE		Number of DAC4 pattern repeat cycles + 1, (0 $\rightarrow$ repeat 1 pattern).	0x01	RW
[7:0]	DAC3_REPEAT_CYCLE		Number of DAC3 pattern repeat cycles + 1, (0 $\rightarrow$ repeat 1 pattern).	0x01	RW

# DAC1/DAC2 Pattern Repeat Cycles Register (DAC2\_1PATx, Address 0x2B)

#### Table 43. Bit Descriptions for DAC2\_1PATx

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:8]	DAC2_REPEAT_CYCLE		Number of DAC2 pattern repeat cycles + 1, (0 $\rightarrow$ repeat 1 pattern).	0x01	RW
[7:0]	DAC1_REPEAT_CYCLE		Number of DAC1 pattern repeat cycles + 1, (0 $\rightarrow$ repeat 1 pattern).	0x01	RW

# Trigger Start to DOUT Signal Register (DOUT\_START\_DLY, Address 0x2C)

# Table 44. Bit Descriptions for DOUT\_START\_DLY

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DOUT_START		Time between trigger low and DOUT signal high in number of DAC clock cycles.	0x0003	RW

# DOUT CONFIG Register (DOUT\_CONFIG, Address 0x2D)

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
[15:6]	RESERVED			0x0000	RW
5	DOUT_VAL		Manually sets DOUT signal value, only valid when DOUT_MODE = 0 (manual mode).	0	RW
4	DOUT_MODE		Sets different enable signal mode.	0	RW
		0x0	DOUT pin is output from SDO/SDI2/DOUT pin and is manually controlled by Bit 5, DOUT_EN in Register 0x00 which must be set to use this feature.		
		0x1	DOUT pin is output from SDO/SDI2/DOUT. The pin is controlled by DOUT_START and DOUT_STOP. DOUT_EN in Register 0x00 must be set to use this feature.		
[3:0]	DOUT_STOP		Time between pattern end and DOUT signal low in number of DAC clock cycles.	0x0	RW

#### Table 45. Bit Descriptions for DOUT\_CONFIG

## DAC4 Constant Value Register (DAC4\_CST, Address 0x2E)

Table 46. Bit Descriptions for DAC4_CST									
Bits	Bit Field Name	Settings	Description	Reset	Access				
[15:4]	DAC4_CONST		Most significant byte of DAC4 constant value.	0x000	RW				
[3:0]	RESERVED			0x0	RW				

# DAC3 Constant Value Register (DAC3\_CST, Address 0x2F) Table 47. Bit Descriptions for DAC3 CST

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC3_CONST		Most significant byte of DAC3 constant value.	0x000	RW
[3:0]	RESERVED			0x0	RW

#### DAC2 Constant Value Register (DAC2\_CST, Address 0x30)

Table 4	Table 48. Bit Descriptions for DAC2_CST								
Bits	Bit Field Name	Settings	Description	Reset	Access				
[15:4]	DAC2_CONST		Most significant byte of DAC2 constant value.	0x000	RW				
[3:0]	RESERVED			0x0	RW				

# DAC1 Constant Value Register (DAC1\_CST, Address 0x31)

# Table 49. Bit Descriptions for DAC1\_CST

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC1_CONST		Most significant byte of DAC1 constant value.	0x000	RW
[3:0]	RESERVED			0x0	RW

# DAC4 Digital Gain Register (DAC4\_DGAIN, Address 0x32)

#### Table 50. Bit Descriptions for DAC4\_DGAIN

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC4_DIG_GAIN		DAC4 digital gain range of $+2$ to $-2$ .	0x000	RW
[3:0]	RESERVED			0x0	RW

#### DAC3 Digital Gain Register (DAC3\_DGAIN, Address 0x33)

#### Table 51. Bit Descriptions for DAC3\_DGAIN

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC3_DIG_GAIN		DAC3 digital gain. Range of +2 to -2.	0x000	RW
[3:0]	RESERVED			0x0	RW

# DAC2 Digital Gain Register (DAC2\_DGAIN, Address 0x34)

#### Table 52. Bit Descriptions for DAC2\_DGAIN

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC2_DIG_GAIN		DAC2 digital gain. Range of +2 to -2.	0x000	RW
[3:0]	RESERVED			0x0	RW

#### DAC1 Digital Gain Register (DAC1\_DGAIN, Address 0x35)

#### Table 53. Bit Descriptions for DAC1\_DGAIN

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	DAC1_DIG_GAIN		DAC1 digital gain. Range of +2 to -2.	0x000	RW
[3:0]	RESERVED			0x0	RW

#### DAC3/4 Sawtooth Configuration Register (SAW4\_3CONFIG, Address 0x36)

#### Table 54. Bit Descriptions for SAW4\_3CONFIG

Bits Bit Field Name		e Settings Description		Reset	Access
[15:10]	SAW_STEP4		Number of samples per step for DAC4.	0x01	RW
[9:8]	SAW_TYPE4		The type of sawtooth (positive, negative, or triangle) for DAC4.	0x0	RW
		0	Ramp up saw wave.		
		1	Ramp down saw wave.		
		2	Triangle saw wave.		
		3	No wave, zero.		
[7:2]	SAW_STEP3		Number of samples per step for DAC3.	0x01	RW
[1:0]	SAW_TYPE3		The type of sawtooth (positive, negative, or triangle) for DAC3.	0x0	RW
		0	Ramp up saw wave.		
		1	Ramp down saw wave.		
		2	Triangle saw wave.		
		3	No wave, zero.		

## DAC1/2 Sawtooth Configuration Register (SAW2\_1CONFIG, Address 0x37)

#### Table 55. Bit Descriptions for SAW2\_1CONFIG

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:10]	SAW_STEP2		Number of samples per step for DAC2.	0x01	RW
[9:8]	SAW_TYPE2		The type of sawtooth (positive, negative, or triangle) for DAC2.	0x0	RW
		0	Ramp up saw wave.		
		1	Ramp down saw wave.		
		2	Triangle saw wave.		
		3	No wave, zero.		

# AD9106

Bits	Bit Field Name	Settings	Description	Reset	Access
[7:2]	SAW_STEP1		Number of samples per step for DAC1.	0x01	RW
[1:0]	SAW_TYPE1		The type of sawtooth (positive, negative, or triangle) for DAC1.	0x0	RW
		0	Ramp up saw wave.		
		1	Ramp down saw wave.		
		2	Triangle saw wave.		
		3	No wave, zero.		

#### DDS Tuning Word MSB Register (DDS\_TW32, Address 0x3E)

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDSTW_MSB		DDS tuning word MSB.	0x0000	RW

# DDS Tuning word LSB Register (DDS\_TW1, Address 0x3F)

Table 57. Bit	Descriptions	for DDS_TW1
---------------	--------------	-------------

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:8]	DDSTW_LSB		DDS tuning word LSB.	0x00	RW
[7:0]	RESERVED			0x00	RW

#### DDS4 Phase Offset Register (DDS4\_PW, Address 0x40)

Table 58.	Bit I	Descrip	otions	for	DDS4	PW
1	~ ~ ~ ~	r			2201	

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS4_PHASE		DDS4 phase offset.	0x0000	RW

#### DDS3 Phase Offset Register (DDS3\_PW, Address 0x41)

Table 59. Bit Descriptions for DI	DS3_PW
-----------------------------------	--------

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS3_PHASE		DDS3 phase offset.	0x0000	RW

# DDS2 Phase Offset Register (DDS2\_PW, Address 0x42)

#### Table 60. Bit Descriptions for DDS2\_PW

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS2_PHASE		DDS2 phase offset.	0x0000	RW

# DDS1 Phase Offset Register (DDS1\_PW, Address 0x43)

### Table 61. Bit Descriptions for DDS1\_PW

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS1_PHASE		DDS1 phase offset.	0x0000	RW

# Pattern Control 1 Register (TRIG\_TW\_SEL, Address 0x44)

I able 6	Table 62. Bit Descriptions for TRIG_TW_SEL								
Bits	Bit Field Name	Settings	Description	Reset	Access				
[15:2]	RESERVED			0x0000	RW				
1	TRIG_DELAY_EN		Enable start delay as trigger delay for all four channels.	0	RW				
		0	Delay repeats for all patterns.						
		1	Delay is only at the start of first pattern.						
0	RESERVED			0	RW				

# Table 62. Bit Descriptions for TRIG\_TW\_SEL

# Pattern Control 2 Register (DDSx\_CONFIG, Address 0x45)

Table 63.	Bit D	escription	s for D	DSx	CONFIG

Bits	<b>Bit Field Name</b>	Settings	Description	Reset	Access
15	DDS_COS_EN4		Enable DDS4 cosine output of DDS instead of sine wave.	0	RW
14	DDS_MSB_EN4		Enable the clock for the RAM address. Increment is coming from the DDS4 MSB. Default is coming from DAC clock.	0	RW
13	RESERVED			0	RW
12	RESERVED			0	RW
11	DDS_COS_EN3		Enable DDS3 cosine output of DDS instead of sine wave.	0	RW
10	DDS3 MSB. Default is coming from DAC clock.		0	RW	
9	PHASE_MEM_EN3		Enable DDS3 phase offset input coming from RAM reading START_ADDR3. Since phase word is 8 bits and RAM data is 14 bits, only 8 MSB of RAM are taken into account. Default is coming from SPI map, DDS3_PHASE.	0	RW
8	RESERVED			0	RW
7	DDS_COS_EN2		Enable DDS2 cosine output of DDS instead of sine wave.	0	RW
6	DDS_MSB_EN2		Enable the clock for the RAM address. Increment is coming from the DDS2 MSB. Default is coming from DAC clock.	0	RW
5	RESERVED			0	RW
4	RESERVED			0	RW
3	DDS_COS_EN1		Enable DDS1 cosine output of DDS instead of sine wave.	0	RW
2	DDS_MSB_EN1		Enable the clock for the RAM address. Increment is coming from the DDS1 MSB. Default is coming from DAC clock.	0	RW
1	RESERVED			0	RW
0	TW_MEM_EN		Enable DDS tuning word input coming from RAM reading using START_ADDR1. Since tuning word is 24 bits and RAM data is 14 bits, 10 bits are set to 0s depending on the value of the TW_MEM_SHIFT bits in the TW_RAM_CONFIG register. Default is coming from SPI map, DDSTW.	0	RW

# TW\_RAM\_CONFIG Register (TW\_RAM\_CONFIG, Address 0x47)

# Table 64. Bit Descriptions for TW\_RAM\_CONFIG

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:5]	RESERVED			0x000	RW
[4:0]	TW_MEM_SHIFT		TW_MEM_EN1 must be set = 1 to use this bit field.	0x00	RW
		0x00	DDS1TW = {RAM[11:0],12'b0}		
		0x01	DDS1TW = {DDS1TW[23],RAM[11:0],11'b0}		
		0x02	DDS1TW = {DDS1TW[23:22],RAM[11:0],10'b0}		
		0x03	DDS1TW = {DDS1TW[23:21],RAM[11:0],9'b0}		
		0x04	DDS1TW = {DDS1TW[23:20],RAM[11:0],8'b0}		
		0x05	DDS1TW = {DDS1TW[23:19],RAM[11:0],7'b0}		
		0x06	DDS1TW = {DDS1TW[23:18],RAM[11:0],6'b0}		

# **Data Sheet**

# AD9106

Bits	Bit Field Name	Settings	Description	Reset	Access
		0x07	DDS1TW = {DDS1TW[23:17],RAM[11:0],5'b0}		
		0x08	DDS1TW = {DDS1TW[23:16],RAM[11:0],3'b0}		
		0x09	DDS1TW = {DDS1TW[23:15],RAM[11:0],4'b0}		
		0x0A	DDS1TW = {DDS1TW[23:14],RAM[11:0],2'b0}		
		0x0B	DDS1TW = {DDS1TW[23:13],RAM[11:0],1'b0}		
		0x0C	DDS1TW = {DDS1TW[23:12],RAM[11:0]}		
		0x0D	DDS1TW = {DDS1TW[23:11],RAM[11:1]}		
		0x0E	DDS1TW = {DDS1TW[23:10],RAM[11:2]}		
		0x0F	DDS1TW = {DDS1TW[23:9],RAM[11:3]}		
		0x10	DDS1TW = {DDS1TW[23:8],RAM[11:4]}		
		x	Reserved		

# Start Delay4 Register (START\_DLY4, Address 0x50)

# Table 65. Bit Descriptions for START\_DLY4

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	START_DELAY4		Start delay of DAC4.	0x0000	RW

#### Start Address4 Register (START\_ADDR4, Address 0x51)

#### Table 66. Bit Descriptions for START\_ADDR4

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	START_ADDR4		RAM address where DAC4 starts to read waveform.	0x000	RW
[3:0]	RESERVED			0x00	RW

### Stop Address4 Register (STOP\_ADDR4, Address 0x52)

#### Table 67. Bit Descriptions for STOP\_ADDR4

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	STOP_ADDR4		RAM address where DAC4 stops to read waveform.	0x000	RW
[3:0]	RESERVED			0x00	RW

# DDS Cycle4 Register (DDS\_CYC4, Address 0x53)

# Table 68. Bit Descriptions for DDS\_CYC4

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS_CYC4		Number of sine wave cycles when DDS prestored waveform with start and stop delays is selected for DAC4 output.	0x0001	RW

#### Start Delay3 Register (START\_DLY3, Address 0x54)

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	START_DELAY3		Start delay of DAC3.	0x0000	RW

### Start Address3 Register (START\_ADDR3, Address 0x55)

# Table 70. Bit Descriptions for START\_ADDR3

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	START_ADDR3		RAM address where DAC3 starts to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

### Stop Address3 Register (STOP\_ADDR3, Address 0x56)

#### Table 71. Bit Descriptions for STOP\_ADDR3

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	STOP_ADDR3		RAM address where DAC3 stops to read waveform.	0x0000	RW
[3:0]	RESERVED			0x0	RW

# DDS Cycles3 Register (DDS\_CYC3, Address 0x57)

#### Table 72. Bit Descriptions for DDS\_CYC3

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS_CYC3		Number of sine wave cycles when DDS prestored waveform with start and stop delays is selected for DAC3 output.	0x0001	RW

#### Start Delay2 Register (START\_DLY2, Address 0x58)

#### Table 73. Bit Descriptions for START\_DLY2

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	START_DELAY2		Start delay of DAC2.	0x0000	RW

#### Start Address2 Register (START\_ADDR2, Address 0x59)

#### Table 74. Bit Descriptions for START\_ADDR2

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	START_ADDR2		RAM address where DAC2 starts to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

#### Stop Address2 Register (STOP\_ADDR2, Address 0x5A)

#### Table 75. Bit Descriptions for STOP\_ADDR2

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	STOP_ADDR2		RAM address where DAC2 stops to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

#### DDS Cycle2 Register (DDS\_CYC2, Address 0x5B)

#### Table 76. Bit Descriptions for DDS\_CYC2

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS_CYC2		Number of sine wave cycles when DDS prestored waveform with start and stop delays is selected for DAC2 output.	0x0001	RW

# Start Delay1 Register (START\_DLY1, Address 0x5C)

#### Table 77. Bit Descriptions for START\_DLY1

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	START_DELAY1		Start delay of DAC1.	0x0000	RW

# Start Address1 Register (START\_ADDR1, Address 0x5D)

Table 78. Bit Descriptions for START_ADDR1							
Bits	Bit Field Name	Settings	Description	Reset	Access		
[15:4]	START_ADDR1		RAM address where DAC1 starts to read waveform.	0x000	RW		
[3:0]	RESERVED			0x0	RW		

# Table 78. Bit Descriptions for START\_ADDR1

# Stop Address1 Register (STOP\_ADDR1, Address 0x5E)

#### Table 79. Bit Descriptions for STOP\_ADDR1

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:4]	STOP_ADDR1		RAM address where DAC1 stops to read waveform.	0x000	RW
[3:0]	RESERVED			0x0	RW

### DDS Cycle1 Register (DDS\_CYC1, Address 0x5F)

Table 80.	Bit Descrip	ptions for	DDS	CYC1
-----------	-------------	------------	-----	------

Bits	Bit Field Name	Settings	Description	Reset	Access
[15:0]	DDS_CYC1		Number of sine wave cycles when DDS prestored waveform with start and stop delays is selected for DAC1 output.	0x0001	RW

# CFG Error Register (CFG\_ERROR, Address 0x60)

#### Table 81. Bit Descriptions for CFG\_ERROR

Bits	s Bit Field Name Settings Description		Reset	Access	
15	ERROR_CLEAR		Writing this bit clears all errors.	0	R
[14:6]	CFG_ERROR			0x00	R
5	DOUT_START_LG_ERR		When DOUT_START is larger than pattern delay, this error is toggled.	0	R
4	PAT_DLY_SHORT_ERR		When pattern delay value is smaller than default value, this error is toggled.	0	R
3	DOUT_START_SHORT_ERR		When DOUT_START value is smaller than default value, this error is toggled.	0	R
2	PERIOD_SHORT_ERR		When period register setting value is smaller than pattern play cycle, this error is toggled.	0	R
1	ODD_ADDR_ERR		When memory pattern play is not even in length in trigger delay mode, this error flag is toggled.	0	R
0	MEM_READ_ERR		When there is a memory read conflict, this error flag is toggled.	0	R

# **OUTLINE DIMENSIONS**



Figure 55. 32-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 5 mm × 5 mm Body, Very Very Thin Quad (CP-32-12) Dimensions shown in millimeters

# **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD9106BCPZ	–40°C to +85°C	32-Lead LFCSP_WQ	CP-32-12
AD9106BCPZRL7	-40°C to +85°C	32-Lead LFCSP_WQ	CP-32-12
AD9106-EBZ		Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.

©2012–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11121-0-2/13(A)



www.analog.com

Rev. A | Page 48 of 48

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: AD9106BCPZRL7 AD9106-EBZ AD9106BCPZ