

20 V, 4 A Synchronous Step-Down Regulator with Low-Side Driver

Data Sheet ADP2380

FEATURES

Input voltage: 4.5 V to 20 V

Integrated 44 m Ω high-side MOSFET

0.6 V ± 1% reference voltage over temperature

Continuous output current: 4 A

Programmable switching frequency: 250 kHz to 1.4 MHz

Synchronizes to external clock: 250 kHz to 1.4 MHz

180° out-of-phase synchronization

Programmable UVLO

Power-good output

External compensation

Internal soft start with external adjustable option

Startup into a precharged output

Supported by ADIsimPower design tool

APPLICATIONS

Communications infrastructure
Networking and servers
Industrial and instrumentation
Healthcare and medical
Intermediate power rail conversion
DC-to-dc point of load application

GENERAL DESCRIPTION

The ADP2380 is a current mode control, synchronous, step-down, dc-to-dc regulator. It integrates a 44 m Ω high-side power MOSFET and a low-side driver to provide a high efficiency solution. The ADP2380 runs from an input voltage of 4.5 V to 20 V and can deliver 4 A of output current. The output voltage can be adjusted to 0.6 V to 90% of the input voltage. The switching frequency of the ADP2380 can be programmed from 250 kHz to 1.4 MHz or fixed at 290 kHz or 540 kHz. The synchronization function allows the switching frequency to be synchronized to an external clock to minimize system noise.

TYPICAL APPLICATIONS CIRCUIT




Figure 1.




Figure 2. Efficiency vs. Output Current, $V_{IN} = 12 \text{ V}$, $f_{SW} = 250 \text{ kHz}$

External compensation and an adjustable soft start provide design flexibility. The power-good output provides simple and reliable power sequencing. Additional features include programmable undervoltage lockout (UVLO), overvoltage protection (OVP), overcurrent protection (OCP), and thermal shutdown (TSD).

The ADP2380 operates over the -40° C to $+125^{\circ}$ C junction temperature range and is available in a 16-lead TSSOP_EP package.

TABLE OF CONTENTS

Features	1
Applications	1
Typical Applications Circuit	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Thermal Information	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Functional Block Diagram1	2
Theory of Operation1	3
Control Scheme	3
Internal Regulator (VREG)1	3
Bootstrap Circuitry	3
Low-Side Driver1	3
Oscillator1	3
Synchronization1	3
Enable and Soft Start1	3
Power Good1	4
Peak Current-Limit and Short-Circuit Protection1	4
Overvoltage Protection (OVP)1	4
Undervoltage Lockout (UVLO)1	4
Thermal Shutdown 1	4

Applications Information	5
Input Capacitor Selection15	5
Output Voltage Setting15	5
Voltage Conversion Limitations	5
Inductor Selection	5
Output Capacitor Selection	7
Low-Side Power Device Selection	7
Programming Input Voltage UVLO18	8
Compensation Design	8
ADIsimPower Design Tool	9
Design Example	0
Output Voltage Setting	0
Frequency Setting	0
Inductor Selection	0
Output Capacitor Selection	0
Low-Side MOSFET Selection	1
Compensation Components	1
Soft Start Time Program	1
Input Capacitor Selection	1
Recommended External Components	2
Circuit Board Layout Recommendations24	4
Typical Applications Circuits	6
Outline Dimensions	7
Ondoning Cuido	7

REVISION HISTORY

12/12—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = 12 \; V, \\ T_J = -40 ^{\circ} C \; to \; +125 ^{\circ} C \; for \; minimum/maximum \; specifications, \; and \; T_A = 25 ^{\circ} C \; for \; typical \; specifications, \; unless \; otherwise \; noted.$

Table 1.

			Тур		
PVIN		4.5		20	V
)	No switching	2.2	2.8	3.4	mA
HDN	EN/SS = GND	85	125	170	μΑ
	PVIN rising		4.3	4.5	V
	PVIN falling	3.7	3.9		V
FB	0°C < T₁ < 85°C	0.594	0.6	0.606	V
	-40°C < T₁ < +125°C	0.591	0.6	0.609	V
В			0.01	0.1	μΑ
m		340	470	590	μS
OURCE		45	60	75	μΑ
INK		45	60	75	μΑ
VREG	$V_{PVIN} = 12 \text{ V}, I_{VREG} = 50 \text{ mA}$	7.7	8	8.4	V
	$V_{PVIN} = 12 \text{ V}, I_{VREG} = 50 \text{ mA}$		350		mV
		65	100	130	mA
	$V_{BST} - V_{SW} = 5 V$		44	70	mΩ
		4.8	7	9	Α
			20		mV
/IN_ON			120	155	ns
/IN_OFF			195	280	ns
R	$C_{DL} = 2.2 \text{ nF}$; see Figure 17		20		ns
:	$C_{DL} = 2.2 \text{ nF}$; see Figure 20		10		ns
			4	6.5	Ω
			2	4.5	Ω
воот		4.7	5	5.6	V
w	RT pin connected to GND	210	290	350	kHz
	RT pin open	410	540	650	kHz
	$R_{OSC} = 100 \text{ k}\Omega$	440	500	560	kHz
W		250		1400	kHz
		250		1400	kHz
		100			ns
		100			ns
		1.3			V
				0.4	V
				0.5	V
			1600		Clock cycles
S_UP		2.4	3.2	3.6	μΑ
	HDN HDN HB B M OURCE INK VREG MIN_ON MIN_OFF B BOOT W	No switching $EN/SS = GND$ $PVIN rising$ $PVIN falling$ FB $0^{\circ}C < T_{J} < 85^{\circ}C$ $-40^{\circ}C < T_{J} < +125^{\circ}C$ B $OURCE$ INK VREG $V_{PVIN} = 12 \text{ V}, I_{VREG} = 50 \text{ mA}$ $V_{PVIN} = 12 \text{ V}, I_{VREG} = 50 \text{ mA}$ $V_{PVIN} = 12 \text{ V}, I_{VREG} = 50 \text{ mA}$ $V_{BST} - V_{SW} = 5 \text{ V}$ AIN_ON AIN_OFF E $C_{DL} = 2.2 \text{ nF}; \text{ see Figure 17}$ $C_{DL} = 2.2 \text{ nF}; \text{ see Figure 20}$ BOOT W RT pin connected to GND RT pin open Rosc = 100 k Ω	No switching EN/SS = GND PVIN rising PVIN falling 3.7	No switching EN/SS = GND 85 125	No switching EN/SS = GND 85 125 170

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
POWER GOOD (PGOOD)						
PGOOD Range		FB rising threshold		95		%
		FB falling threshold		90		%
PGOOD Deglitch Time		PGOOD from low to high		1024		Clock cycles
		PGOOD from high to low		16		Clock cycles
PGOOD Leakage Current		$V_{PGOOD} = 5 \text{ V}$		0.01	0.1	μΑ
PGOOD Output Low Voltage		I _{PGOOD} = 1 mA		125	185	mV
UVLO						
Rising Threshold				1.2	1.24	V
Falling Threshold			1.06	1.1		V
THERMAL						
Thermal Shutdown Threshold				150		°C
Thermal Shutdown Hysteresis				25		°C

¹ Pin-to-pin measurement. ² Guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
PVIN, PGOOD	−0.3 V to +22 V
SW	−1 V to +22 V
BST	$V_{SW} + 6V$
UVLO, FB, EN/SS, COMP, SYNC, RT	−0.3 V to +6 V
VREG, LD	−0.3 V to +12 V
PGND to GND	−0.3 V to +0.3 V
Operating Junction Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

THERMAL INFORMATION

Table 3. Thermal Resistance

Package Type	θ JA	Unit
16-lead TSSOP_EP	39.48	°C/W

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in circuit board (4-layer, JEDEC standard board) for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage

without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration (Top View)

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2	PVIN	Power Input. Connect PVIN to the input power source and connect a bypass capacitor between this pin and PGND.
3	UVLO	Undervoltage Lockout Pin. An external resistor divider can be used to set the turn-on threshold.
4	PGOOD	Power-Good Output (Open Drain). It is recommended that a pull-up resistor of 10 k Ω to 100 k Ω be connected to PGOOD.
5	RT	Frequency Setting. Connect a resistor between RT and GND to program the switching frequency between 250 kHz and 1.4 MHz. If the RT pin is connected to GND, the switching frequency is set to 290 kHz. If the RT pin is open, the switching frequency is set to 540 kHz.
6	SYNC	Synchronization Input. Connect this pin to an external clock to synchronize the switching frequency between 250 kHz and 1.4 MHz (see the Oscillator section and the Synchronization section for details).
7	EN/SS	Enable (EN). When this pin voltage falls below 0.5 V, the regulator is disabled. Soft Start (SS). This pin can also be used to set the soft start time. Connect a capacitor from SS to GND to program the slow soft start time. If this pin is open, the regulator is enabled and uses the internal soft start.
8	COMP	Error Amplifier Output. Connect an RC network from COMP to FB.
9	FB	Feedback Voltage Sense Input. Connect this pin to a resistor divider from V _{OUT} .
10	GND	Analog Ground. Connect this pin to the ground plane.
11	PGND	Power Ground. Connect this pin to the source of the synchronous N-channel MOSFET.
12	VREG	Internal 8 V Regulator Output. Place a 1 µF ceramic capacitor between this pin and GND.
13	LD	Low-Side Gate Driver Output. Connect this pin to the gate of the synchronous N-MOSFET.
14, 15	SW	Switch Node Output. Connect this pin to the output inductor.
16	BST	Supply Rail for the High-Side Gate Drive. Place a 0.1 µF ceramic capacitor between SW and BST.
17	EPAD	Exposed Pad. The exposed pad should be soldered to a large external copper ground plane underneath the IC for thermal dissipation.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_{A}=25^{\circ}C,\ V_{IN}=12\ V,\ V_{OUT}=3.3\ V,\ L=4.7\ \mu H,\ C_{OUT}=2\times100\ \mu F,\ f_{SW}=500\ kHz,\ unless\ otherwise\ noted.$




Figure 4. Efficiency at $V_{IN} = 12 V$, $f_{SW} = 500 kHz$




Figure 5. Efficiency at $V_{IN} = 18 \text{ V}$, $f_{SW} = 500 \text{ kHz}$




Figure 6. Shutdown Current vs. V_{IN}




Figure 7. Efficiency at $V_{IN} = 12 \text{ V}$, $f_{SW} = 250 \text{ kHz}$




Figure 8. Efficiency at $V_{IN} = 5 V$, $f_{SW} = 500 kHz$




Figure 9. Quiescent Current vs. VIN




Figure 10. PVIN UVLO Threshold vs. Temperature




Figure 11. SS Pin Pull-Up Current vs. Temperature




Figure 12. Frequency vs. Temperature




Figure 13. UVLO Pin Threshold vs. Temperature




Figure 14. FB Voltage vs. Temperature




Figure 15. VREG Voltage vs. Temperature




Figure 16. MOSFET R_{DSON} vs. Temperature




Figure 17. Low-Side Driver Rising Edge Waveform, $C_{DL} = 2.2 \text{ nF}$




Figure 18. Working Mode Waveform




Figure 19. Current-Limit Threshold vs. Temperature




Figure 20. Low-Side Driver Falling Edge Waveform, $C_{DL} = 2.2 \text{ nF}$




Figure 21. Soft Start with Full Load




Figure 22. Precharged Output




Figure 23. Load Transient Response, 1 A to 4 A




Figure 24. Output Short Entry




Figure 25. External Synchronization




Figure 26. Line Transient Response, V_{IN} from 10 V to 16 V, $I_{OUT} = 4$ A




Figure 27. Output Short Recovery




Figure 28. Load Current vs. Ambient Temperature, $V_{IN} = 12 V$, $f_{SW} = 500 \text{ kHz}$




Figure 29. Load Current vs. Ambient Temperature, $V_{IN} = 12 V$, $f_{SW} = 250 \text{ kHz}$

FUNCTIONAL BLOCK DIAGRAM




Figure 30. Functional Block Diagram

THEORY OF OPERATION

The ADP2380 is a synchronous, step-down, dc-to-dc regulator. It uses current mode architecture with an integrated high-side power switch and a low-side driver. It targets high performance applications that require high efficiency and design flexibility.

The ADP2380 can operate with an input voltage from 4.5 V to 20 V and regulate the output voltage down to 0.6 V. Additional features for design flexibility include programmable switching frequency, soft start, external compensation, and power-good pin.

CONTROL SCHEME

The ADP2380 uses fixed frequency, peak current mode PWM control architecture. At the start of each oscillator cycle, the high-side N-MOSFET is turned on, putting a positive voltage across the inductor. Current in the inductor increases until the current sense signal crosses the peak inductor current threshold that turns off the high-side N-MOSFET and turns on the low-side N-MOSFET. This puts a negative voltage across the inductor, causing the inductor current to decrease. The low-side N-MOSFET stays on for the rest of the cycle.

INTERNAL REGULATOR (VREG)

The internal regulator provides a stable supply for the internal circuits and provides bias voltage for the low-side gate driver. Placing a 1 μF ceramic capacitor between VREG and GND is recommended. The internal regulator also includes a current-limit circuit to protect the circuit if the maximum external load is added.

BOOTSTRAP CIRCUITRY

The ADP2380 has integrated the boot regulator to provide the gate drive voltage for the high-side N-MOSFET. It generates a 5 V bootstrap voltage between BST and SW by differential sensing.

It is recommended to place a 0.1 μ F, X7R or X5R ceramic capacitor between the BST pin and the SW pin.

LOW-SIDE DRIVER

The LD pin provides the gate driver for the low-side N-channel MOSFET. Internal circuitry monitors the external MOSFET to ensure break-before-make switching to prevent cross conduction.

OSCILLATOR

The ADP2380 switching frequency is controlled by the RT pin. If the RT pin is connected to GND, the switching frequency is set to 290 kHz. If the RT pin is open, the switching frequency is set to 540 kHz. A resistor connected from RT to GND can program the switching frequency according to the following equation:

$$f_{SW}[kHz] = \frac{57,600}{R_{OSC}[k\Omega] + 15}$$

A 100 k Ω resistor sets the frequency to 500 kHz, and a 215 k Ω resistor sets the frequency to 250 kHz. Figure 31 shows the typical relationship between f_{SW} and Rosc.




Figure 31. Switching Frequency vs. Rosc

SYNCHRONIZATION

To synchronize the ADP2380, connect an external clock to the SYNC pin. The frequency of the external clock can be in the range of 250 kHz to 1.4 MHz. During synchronization, the switching rising edge runs 180° out of phase with the external clock rising edge.

When the ADP2380 is being synchronized, connect a resistor from the RT pin to GND to program the internal oscillator to run at 90% to 110% of the external synchronization clock.

ENABLE AND SOFT START

When the voltage of the EN/SS pin exceeds 0.5 V, the ADP2380 starts operation.

The ADP2380 has an internal digital soft start. The internal soft start time can be calculated by using the following equation:

$$t_{SS_INT} = \frac{1600}{f_{SW}[\text{kHz}]} (\text{ms})$$

A slow soft start time can be programmed by the EN/SS pin. Place a capacitor between the EN/SS pin and GND. An internal current charges this capacitor to establish the soft start ramp. The soft start time can be calculated by using the following equation:

$$t_{SS_EXT} = \frac{0.6 \,\mathrm{V} \times C_{SS}}{I_{SS_UP}}$$

where:

 C_{SS} is the soft start capacitance.

 I_{SS_UP} is the soft start pull-up current (3.2 μ A).

The internal error amplifier includes three positive inputs: the internal reference voltage, the internal digital soft start voltage, and the EN/SS voltage. The error amplifier regulates the FB voltage to the lowest of the three voltages.

If the output voltage is charged prior to turn-on, the ADP2380 prevents the low-side MOSFET from turning on, which discharges the output voltage until the soft start voltage exceeds the voltage on the FB pin.

When the regulator is disabled or a current fault happens, the soft start capacitor is discharged, and the internal digital soft start is reset to 0 V.

POWER GOOD

The power-good (PGOOD) pin is an active high, open-drain output that requires a pull-up resistor. A logic high indicates that the voltage at the FB pin (and, therefore, the output voltage) is above 95% of the reference voltage and there is a 1024 cycle waiting period before PGOOD is pulled high. A logic low indicates that the voltage at the FB pin is below 90% of the reference voltage and there is a 16-cycle waiting period before PGOOD is pulled low.

PEAK CURRENT-LIMIT AND SHORT-CIRCUIT PROTECTION

The ADP2380 has a peak current-limit protection circuit to prevent current runaway. During soft start, the ADP2380 uses frequency foldback to prevent output current runaway. The switching frequency is reduced according to the voltage on the FB pin, which allows more time for the inductor to discharge. The correlation between the switching frequency and FB pin voltage is shown in Table 5.

Table 5. Switching Frequency and FB Pin Voltage

FB Pin Voltage	Switching Frequency
$V_{FB} \ge 0.4 \text{ V}$	f _{sw}
$0.4V>V_{FB}\geq0.2V$	f _{sw} /2
$V_{FB} < 0.2 V$	f _{sw} /4

For heavy load protection, the ADP2380 uses hiccup mode for overcurrent protection. When the inductor peak current reaches the current-limit value, the high-side MOSFET turns off and the low-side driver turns on until the next cycle, while the overcurrent counter increments. If the overcurrent counter reaches 10, or the FB pin voltage falls to ≤ 0.4 V after the soft start, the regulator enters hiccup mode. The high-side MOSFET and low-side MOSFET are both turned off. The regulator remains in this mode for 4096 clock cycles and then attempts to restart.

If the current-limit fault is cleared, the regulator resumes normal operation. Otherwise, it reenters hiccup mode.

The ADP2380 also provides a sink current limit to prevent the low-side MOSFET from sinking a large amount of current from the load. When the voltage across the low-side MOSFET exceeds the sink current-limit threshold, which is typically 20 mV, the low-side MOSFET turns off immediately for the rest of this cycle. Both high-side and low-side MOSFETs turn off until the next clock cycle.

In some cases, the input voltage (PVIN) ramp rate is too slow or the output capacitor is too large to support the setting regulation voltage during the soft start, causing the regulator to enter hiccup mode. To avoid such cases, use a resistor divider at the UVLO pin to program the UVLO input voltage, or use a longer soft start time.

OVERVOLTAGE PROTECTION (OVP)

The ADP2380 provides an overvoltage protection feature to protect the system against an output that shorts to a higher voltage supply or the occurrence of a strong load transient. If the feedback voltage increases to 0.7 V, the internal high-side MOSFET and low-side driver are turned off until the voltage at FB decreases to 0.63 V. At that time, the ADP2380 resumes normal operation.

UNDERVOLTAGE LOCKOUT (UVLO)

The UVLO pin enable threshold is 1.2 V with 100 mV hysteresis.

The ADP2380 has an internal voltage divider that consists of two resistors from PVIN to GND, with 320 k Ω for the high-side resistor and 125 k Ω for the low-side resistor. An external resistor divider from PVIN to GND can be used to override the internal resistor divider.

THERMAL SHUTDOWN

In the event that the ADP2380 junction temperatures rise above 150°C, the thermal shutdown circuit turns off the regulator. Extreme junction temperatures can be the result of high current operation, poor circuit board design, and/or high ambient temperature. A 25°C hysteresis is included so that, when thermal shutdown occurs, the ADP2380 does not return to operation until the on-chip temperature drops below 125°C. Upon recovery, soft start is initiated prior to normal operation.

APPLICATIONS INFORMATION

INPUT CAPACITOR SELECTION

The input decoupling capacitor is used to attenuate high frequency noise on the input. This capacitor should be a ceramic capacitor in the range of 10 μF to 47 μF . Place the capacitor close to the PVIN pin. The loop composed of this input capacitor, high-side NFET, and low-side NFET must be kept as small as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. The rms current rating of the input capacitor should be larger than the following equation:

$$I_{C_{IN}_RMS} = I_{OUT} \times \sqrt{D \times (1-D)}$$

OUTPUT VOLTAGE SETTING

The output voltage of ADP2380 can be set by an external resistive divider using the following equation:

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{TOP}}{R_{BOT}}\right)$$

To limit output voltage accuracy degradation due to FB bias current (0.1 μ A maximum) to less than 0.5% (maximum), ensure that R_{BOT} is less than 30 $k\Omega$.

Table 6 lists the recommended resistor divider values for various output voltage options.

Table 6. Resistor Divider for Different Output Voltages

V _{OUT} (V)	R _{TOP} , ±1% (kΩ)	R _{BOT} , ±1% (kΩ)
1.0	10	15
1.2	10	10
1.5	15	10
1.8	20	10
2.5	47.5	15
3.3	10	2.21
5.0	22	3

VOLTAGE CONVERSION LIMITATIONS

The minimum output voltage for a given input voltage and switching frequency is constrained by the minimum on time. The minimum on time of the ADP2380 is typically 120 ns. The minimum output voltage at a given input voltage and frequency can be calculated using the following equation:

$$V_{OUT_MIN} = V_{IN} \times t_{MIN_ON} \times f_{SW} - (R_{DSON_HS} - R_{DSON_LS}) \times I_{OUT_MIN} \times t_{MIN_ON} \times f_{SW} - (R_{DSON_LS} + R_L) \times I_{OUT_MIN}$$
(1)

where:

 V_{OUT_MIN} is the minimum output voltage.

 $t_{MIN ON}$ is the minimum on time.

*f*_{SW} is the switching frequency.

 R_{DSON_HS} is the high-side MOSFET on resistance.

*R*_{DSON_LS} is the low-side MOSFET on resistance.

 I_{OUT_MIN} is the minimum output current.

 R_L is the series resistance of the output inductor.

The maximum output voltage for a given input voltage and switching frequency is constrained by the minimum off time and the maximum duty cycle. The minimum off time is typically 200 ns, and the maximum duty cycle of the ADP2380 is typically 90%.

The maximum output voltage limited by the minimum off time at a given input voltage and frequency can be calculated using the following equation:

$$V_{OUT_MAX} = V_{IN} \times (1 - t_{MIN_OFF} \times f_{SW}) - (R_{DSON_HS} - R_{DSON_LS}) \times I_{OUT_MAX} \times (1 - t_{MIN_OFF} \times f_{SW}) - (R_{DSON_LS} + R_L) \times I_{OUT_MAX}$$
 (2)

where:

 V_{OUT_MAX} is the maximum output voltage.

 t_{MIN_OFF} is the minimum off time.

 I_{OUT_MAX} is the maximum output current.

The maximum output voltage, limited by the maximum duty cycle at a given input voltage, can be calculated by using the following equation:

$$V_{OUT\ MAX} = D_{MAX} \times V_{IN} \tag{3}$$

where D_{MAX} is the maximum duty.

As Equation 1 to Equation 3 show, reducing the switching frequency alleviates the minimum on time and minimum off time limitation.

INDUCTOR SELECTION

The inductor value is determined by the operating frequency, input voltage, output voltage, and inductor ripple current. Using a small inductor leads to a faster transient response but degrades efficiency, due to larger inductor ripple current; whereas, using a large inductor value leads to smaller ripple current and better efficiency but results in a slower transient response.

As a guideline, the inductor ripple current, ΔI_L , is typically set to 1/3 of the maximum load current. The inductor can be calculated using the following equation:

$$L = \frac{\left(V_{IN} - V_{OUT}\right)}{\Delta I_I \times f_{SW}} \times D$$

where:

 V_{IN} is the input voltage.

 V_{OUT} is the output voltage.

 ΔI_L is the inductor current ripple.

 f_{SW} is the switching frequency.

D is the duty cycle.

$$D = \frac{V_{OUT}}{V_{IN}}$$

The ADP2380 uses adaptive slope compensation in the current loop to prevent subharmonic oscillations when the duty cycle is larger than 50%. The internal slope compensation limits the minimum inductor value.

For a duty cycle that is larger than 50%, the minimum inductor value is determined by the following equation:

$$L(Minimum) = \frac{V_{OUT} \times (1 - D)}{2 \times f_{SW}}$$

The inductor peak current is calculated using the following equation:

$$I_{PEAK} = I_{OUT} + \frac{\Delta I_L}{2}$$

The saturation current of the inductor must be larger than the peak inductor current. For the ferrite core inductors with a quick saturation characteristic, the saturation current rating of the inductor must be higher than the current-limit threshold of the switch to prevent the inductor from becoming saturated.

The rms current of the inductor can be calculated by

$$I_{RMS} = \sqrt{I_{OUT}^2 + \frac{\Delta I_L^2}{12}}$$

Shielded ferrite core materials are recommended for low core loss and low EMI. Table 7 lists some recommended inductors.

Table 7. Recommended Inductors

Vendor	Part No.	Value (μH)	I _{SAT} (A)	I _{RMS} (A)	DCR (mΩ)
Toko	FDVE1040-1R5M	1.5	13.7	14.6	4.6
	FDVE1040-2R2M	2.2	11.4	11.6	6.8
	FDVE1040-3R3M	3.3	9.8	9.0	10.1
	FDVE1040-4R7M	4.7	8.2	8.0	13.8
	FDVE1040-6R8M	6.8	7.1	7.1	20.2
	FDVE1040-100M	10	6.1	5.2	34.1
Vishay	IHLP4040DZ-1R0M-01	1.0	36	17.5	4.1
	IHLP4040DZ-1R5M-01	1.5	27.5	15	5.8
	IHLP4040DZ-2R2M-01	2.2	25.6	12	9
	IHLP4040DZ-3R3M-01	3.3	18.6	10	14.4
	IHLP4040DZ-4R7M-01	4.7	17	9.5	16.5
	IHLP4040DZ-6R8M-01	6.8	13.5	8.0	23.3
	IHLP4040DZ-100M-01	10	12	6.8	36.5
Würth Elektronik	744 325 120	1.2	25	20	1.8
	744 325 180	1.8	18	16	3.5
	744 325 240	2.4	17	14	4.75
	744 325 330	3.3	15	12	5.9
	744 325 420	4.2	14	11	7.1
	744 325 550	5.5	12	10	10.3

OUTPUT CAPACITOR SELECTION

The output capacitor selection affects both the output ripple voltage and the loop dynamics of the regulator.

During a load step transient on the output, for example, when the load is suddenly increased, the output capacitor supplies the load until the control loop has a chance to ramp up the inductor current, which causes the output to undershoot. The output capacitance required to satisfy the voltage droop requirement can be calculated using the following equation:

$$C_{OUT_UV} = \frac{K_{UV} \times \Delta I_{STEP}^{2} \times L}{2 \times (V_{IN} - V_{OUT}) \times \Delta V_{OUT_UV}}$$

where:

 K_{UV} is a factor typically of 2.

 ΔI_{STEP} is the load step.

 ΔV_{OUT_UV} is the allowable undershoot on the output voltage.

Another case occurs when a load is suddenly removed from the output. The energy stored in the inductor rushes into the capacitor, which causes the output to overshoot. The output capacitance required to meet the overshoot requirement can be calculated using the following equation:

$$C_{OUT_OV} = \frac{K_{OV} \times \Delta I_{STEP}^2 \times L}{(V_{OUT} + \Delta V_{OUT} \ _{OV})^2 - {V_{OUT}}^2}$$

where:

 K_{OV} is a factor, typically, of 2.

 ΔV_{OUT_OV} is the allowable overshoot on the output voltage.

The output ripple is determined by the ESR and the capacitance. Use the following equation to select a capacitor that can meet the output ripple requirements:

$$C_{OUT_RIPPLE} = \frac{\Delta I_L}{8 \times f_{SW} \times \Delta V_{OUT_RIPPLE}}$$

$$R_{ESR} = \frac{\Delta V_{OUT_RIPPLE}}{\Delta I_L}$$

where

 ΔV_{OUT_RIPPLE} is the allowable output ripple voltage.

 R_{ESR} is the equivalent series resistance of the output capacitor.

and $C_{\text{OUT_RIPPLE}}$ to meet both load transient and output ripple performance.

Select the largest output capacitance given by Cout uv, Cout ov,

The selected output capacitor voltage rating should be greater than the output voltage. The rms current rating of the output capacitor should be larger than the result of the following equation:

$$I_{C_{OUT}_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

LOW-SIDE POWER DEVICE SELECTION

The ADP2380 has an integrated low-side MOSFET driver that drives the low-side NFET. The selection of the low-side NFET affects the dc-to-dc regulator performance.

The selected MOSFET must meet the following requirements:

- Drain-source voltage (VDS) must be greater than 1.2 × VIN.
- Drain current (ID) must be greater than 1.2 × I_{LIMIT_MAX}, which is the selected maximum current-limit threshold.
- The ADP2380 low-side gate drive voltage is 8 V. Ensure that the selected MOSFET can fully turn on at 8 V. Total gate charge (Qg at 8 V) must be less than 50 nC. Lower Qg characteristics constitute higher efficiency.
- The low-side MOSFET carries the inductor current when the high-side MOSFET is turned off. For low duty cycle applications, the low-side MOSFET carries the output current during most of the period. To achieve higher efficiency, it is important to select a low on-resistance MOSFET. The power conduction loss of the low-side MOSFET can be calculated by using the following equation:

$$P_{FET\ LOW} = I_{OUT}^2 \times R_{DSON} \times (1 - D)$$

where R_{DSON} is the on resistance of the low-side MOSFET.

 Make sure that the MOSFET can handle the thermal dissipation due to the power loss.

Some recommended MOSFETs are listed in Table 8.

Table 8. Recommended MOSFETs

Vendor	Part No.	V _{DS} (V)	I _D (A)	R _{DSON} (mΩ)	Q _g (nC)
Fairchild	FDS6298	30	13	12	10
Fairchild	FDS8880	30	10.7	12	12
Fairchild	FDMS7578	25	17	8	8
Vishay	SiA430DJ	20	10.8	18.5	5.3
AOS	AON7402	30	39	15	7.1
AOS	AO4884L	40	10	16	13.6

PROGRAMMING INPUT VOLTAGE UVLO

The internal voltage divider from PVIN to GND sets the default start/stop values of the input voltage to achieve undervoltage lockout (UVLO) performance. The default rising/falling threshold of PVIN and UVLO are listed in Table 9. For a more accurate, externally adjustable UVLO, these default values can be replaced by using an external voltage divider, as shown in Figure 32. Lower values of the external resistors are recommended to obtain a high accuracy UVLO threshold because the values of the internal 320 k Ω and 125 k Ω resistors may vary by as much as 20%.

Table 9. Default Rising/Falling Voltage Threshold

Pin	Rising Threshold (V)	Falling Threshold (V)
PVIN	4.28	3.92
UVLO	1.2	1.1




Figure 32. External Programmable UVLO

A 1 k Ω resistor is an appropriate choice for R2. Use the following equation to obtain the value of R1 for a chosen input voltage rising threshold:

$$RI = \frac{\left(V_{IN_RISING} - 1.2 \text{ V}\right) \times R2}{1.2 \text{ V}}$$

where V_{IN_RISING} is the rising threshold of V_{IN} .

The falling threshold of V_{IN} can be determined by

$$V_{IN_FALLING} = \frac{1.1 \text{ V} \times RI}{R2} + 1.1 \text{ V}$$

where $V_{IN_FALLING}$ is the falling threshold of V_{IN} .

COMPENSATION DESIGN

The ADP2380 uses a peak current mode control architecture for excellent load and line transient response. For peak current mode control, the power stage can be simplified as a voltage controlled current source, supplying current to the output capacitor and load resistor. It consists of one domain pole and one zero contributed by the output capacitor ESR.

The control to output transfer function is given by

$$G_{VD}(s) = \frac{V_{OUT}(s)}{V_{COMP}(s)} = A_{VI} \times R \times \frac{\left(1 + \frac{s}{2 \times \pi \times f_Z}\right)}{1 + \frac{s}{2 \times \pi \times f_P}}$$

$$f_Z = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}}$$

$$f_P = \frac{1}{2 \times \pi \times (R + R_{ESR}) \times C_{OUT}}$$

where:

 $A_{VI} = 8.7 \text{ A/V}.$

R is the load resistance.

 C_{OUT} is the output capacitance.

 R_{ESR} is the equivalent series resistance of the output capacitor.

The external voltage loop is compensated by a transconductance amplifier with a simple external RC network placed either between COMP and GND or between COMP and FB, as shown in Figure 33 and Figure 34, respectively.

Compensation Network Between COMP and GND

Figure 33 shows the simplified peak current mode control, small signal circuit with a compensation network placed between COMP and GND.




Figure 33. Small Signal Circuit with Compensation Network Between COMP

The R_C and C_C compensation components contribute a zero, and the optional C_{CP} and R_C contribute an optional pole.

The closed-loop transfer function is as follows:

$$T_{V}(s) = \frac{R_{BOT}}{R_{BOT} + R_{TOP}} \times \frac{-g_{m}}{C_{C} + C_{CP}} \times \frac{1 + R_{C} \times C_{C} \times s}{s \times \left(1 + \frac{R_{C} \times C_{C} \times C_{CP}}{C_{C} + C_{CP}} \times s\right)} \times G_{VD}(s)$$

Use the following design guidelines to select the R_C , C_C , and C_{CP} compensation components:

- Determine the cross frequency, f_C. Generally, fc is between f_{Sw}/12 and f_{Sw}/6.
- R_C can be calculated by

$$R_{C} = \frac{2 \times \pi \times V_{OUT} \times C_{OUT} \times f_{C}}{V_{REF} \times g_{m} \times A_{VI}}$$

where:

 $V_{REF} = 0.6 \text{ V}.$

 $g_m = 470 \ \mu S.$

 Place the compensation zero at the domain pole, f_P. C_C can be determined by

$$C_C = \frac{(R + R_{ESR}) \times C_{OUT}}{R_C}$$

• C_{CP} is optional, and it can be used to cancel the zero caused by the ESR of the output capacitors.

$$C_{CP} = \frac{R_{ESR} \times C_{OUT}}{R_C}$$

Compensation Network Between COMP and FB

The compensation RC network can also be placed between COMP and FB, as shown in Figure 34.




Figure 34. Small Signal Circuit with Compensation Network Between COMP

When connecting the compensation network as shown in Figure 34, it requires the same pole and zero as in Figure 33 to maintain the same compensation performance.

Assuming that the compensation networks of Figure 33 and Figure 34 have the same pole and zero,

$$R_{C}C_{C} = R_{C_{-}EA}C_{C_{-}EA} - \frac{C_{CP_{-}EA} + C_{C_{-}EA}}{g_{m}}$$

$$r_0 R_C C_C C_{CP} = r_0 R_{C_EA} C_{C_EA} C_{CP_EA} + R_{C_EA} C_{C_EA} C_{CP_EA} (R_{TOP} // R_{BOT}) (1 + g_m \times r_0)$$

$$\begin{split} r_{0}(C_{CP} + C_{C}) + R_{C}C_{C} &= \\ r_{0}(C_{CP_EA} + C_{C_EA}) + R_{C_EA}C_{C_EA} + \\ (C_{CP_EA} + C_{C_EA})(R_{TOP} // R_{ROT})(1 + g_{m} \times r_{0}) \end{split}$$

where:

 r_0 is the equivalent output impedance of the transconductance amplifier, 40 M Ω .

$$R_{TOP} // R_{BOT} = \frac{R_{TOP} R_{BOT}}{R_{TOP} + R_{BOT}}$$

Solve the preceding equations to obtain

$$C_{C_{-}EA} = B \times g_{m} - \frac{r_{0}R_{C}C_{C}C_{CP}}{(B + R_{C}C_{C})(r_{0} + A)}$$

$$R_{C_{-}EA} = \frac{B + R_{C}C_{C}}{C_{C_{-}EA}}$$

$$C_{CP_{-}EA} = \frac{r_{0}R_{C}C_{C}C_{CP}}{(B + R_{C}C_{C})(r_{0} + A)}$$

where:

$$A = (R_{TOP} // R_{BOT})(1 + g_m \times r_0)$$

$$B = \frac{r_0 (C_{CP} + C_C)}{1 + g_m (A + r_0)}$$

ADIsimPOWER DESIGN TOOL

The ADP2380 is supported by the ADIsimPower™ design tool set. ADIsimPower is a collection of tools that produce complete power designs that are optimized for a specific design goal. The tools enable the user to generate a full schematic and bill of materials and calculate performance in minutes. ADIsimPower can optimize designs for cost, area, efficiency, and parts count, while taking into consideration the operating conditions and limitations of the IC and all real external components. For more information about the ADIsimPower design tools, visit www.analog.com/ADIsimPower. The tool set is available from this website, and users can request an unpopulated board.

DESIGN EXAMPLE

This section provides the procedures for selecting the external components based on the example specifications listed in Table 10. The schematic of this design example is shown in Figure 36.

Table 10. Step-Down DC-to-DC Regulator Requirements

Parameter	Specification
Input Voltage	$V_{IN} = 12.0 V \pm 10\%$
Output Voltage	$V_{OUT} = 3.3 V$
Output Current	I _{ОUТ} = 4 A
Output Voltage Ripple	$\Delta V_{OUT_RIPPLE} = 33 \text{ mV}$
Load Transient	±5%, 1 A to 4 A, 2 A/μs
Switching Frequency	$f_{SW} = 500 \text{ kHz}$

OUTPUT VOLTAGE SETTING

Choose a 10 k Ω resistor as the top feedback resistor (R_{TOP}) and calculate the bottom feedback resistor (R_{BOT}).

$$R_{BOT} = R_{TOP} \times \left(\frac{0.6}{V_{OUT} - 0.6} \right)$$

To set the output voltage to 3.3 V, the resistors values are $R_{TOP}=10~k\Omega,~R_{BOT}=2.21~k\Omega.$

FREQUENCY SETTING

Connect a 100 k Ω resistor from the RT pin to GND to set the switching frequency at 500 kHz.

INDUCTOR SELECTION

The peak-to-peak inductor ripple current, ΔI_L , is set to 30% of the maximum output current. Use the following equation to estimate the inductor value:

$$L = \frac{(V_{IN} - V_{OUT}) \times D}{\Delta I_L \times f_{SW}}$$

where:

 $V_{IN} = 12 \text{ V}.$

 $V_{OUT} = 3.3 \text{ V}.$

 $D = V_{OUT}/V_{IN} = 0.275$.

 $\Delta I_L = 1.2$ A.

 $f_{SW} = 500 \text{ kHz}.$

This results in L = 3.987 μ H. Choose the standard inductor value of 4.7 μ H.

Calculate the peak-to-peak inductor ripple current using the following equation:

$$\Delta I_L = \frac{\left(V_{IN} - V_{OUT}\right) \times D}{L \times f_{SW}}$$

This results in $\Delta I_L = 1.02$ A.

Calculate the peak inductor current using the following equation:

$$I_{PEAK} = I_{OUT} + \frac{\Delta I_L}{2}$$

This results in $I_{PEAK} = 4.51 A$.

Calculate the rms current flowing through the inductor using the following equation:

$$I_{RMS} = \sqrt{I_{OUT}^2 + \frac{\Delta I_L^2}{12}}$$

This results in $I_{RMS} = 4.01 A$.

According to the calculated rms and peak inductor current values, select an inductor with a minimum rms current rating of 4.01 A and a minimum saturation current rating of 4.51 A.

To protect the inductor from reaching its saturation limit, the inductor should be rated for at least a 7 A saturation current for reliable operation.

Based on these requirements, select a 4.7 μH inductor, such as the FDVE1040-4R7M from Toko, which has a 13.8 m Ω DCR and an 8.2 A saturation current.

OUTPUT CAPACITOR SELECTION

The output capacitor is required to meet both the output voltage ripple requirement and the load transient response.

To meet the output voltage ripple requirement, use the following equation to calculate the ESR and capacitance of the output capacitor:

$$C_{OUT_RIPPLE} = \frac{\Delta I_L}{8 \times f_{SW} \times \Delta V_{OUT_RIPPLE}}$$

$$R_{ESR} = \frac{\Delta V_{OUT_RIPPLE}}{\Delta I_L}$$

This results in $C_{OUT_RIPPLE} = 7.7 \,\mu\text{F}$ and $R_{ESR} = 32 \,\text{m}\Omega$.

To meet the $\pm 5\%$ overshoot and undershoot transient requirements, use the following equations to calculate the capacitance:

$$C_{OUT_OV} = \frac{{K_{OV} \times \Delta I_{STEP}}^2 \times L}{{(V_{OUT} + \Delta V_{OUT} \ _{OV})}^2 - {V_{OUT}}^2}$$

$$C_{OUT_UV} = \frac{K_{UV} \times \Delta I_{STEP}^{2} \times L}{2 \times (V_{IN} - V_{OUT}) \times \Delta V_{OUT}}$$

where:

 $K_{OV} = K_{UV} = 2$, the coefficients for estimation purposes.

 $\Delta I_{STEP} = 3$ A, the load transient step.

 $\Delta V_{OUT_OV} = 5\% V_{OUT}$, the overshoot voltage.

 $\Delta V_{OUT_UV} = 5\% V_{OUT}$, the undershoot voltage.

This results in $C_{OUT_OV} = 76 \mu F$ and $C_{OUT_UV} = 30 \mu F$.

According to the preceding calculation, the output capacitance must be larger than 76 μF , and the ESR of the output capacitor must be smaller than 32 m $\Omega.$ It is recommended that two pieces of 47 $\mu\text{F}/\text{X}5\text{R}/6.3$ V ceramic capacitors be used, such as the GRM32ER60J476ME20 from Murata, with an ESR of 2 m $\Omega.$

LOW-SIDE MOSFET SELECTION

A low R_{DSON} N-channel MOSFET is chosen as a high efficiency solution. The breakdown voltage of the MOSFET must be higher than $1.2\times V_{IN}$, and the drain current must be larger than $1.2\times I_{LIMIT}$.

It is recommended to use a 30 V, N-channel MOSFET, such as the FDS6298 from Fairchild. The R_{DSON} of the FDS6298 at a 4.5 V driver voltage is 9.4 m Ω , and the total gate charge at 5 V is 10 nC.

COMPENSATION COMPONENTS

For better load transient and stability performance, set the cross frequency, f_C , at $f_{SW}/10$. In this case, $f_C=1/500$ kHz = 50 kHz.

$$\begin{split} &C_{C_{-}EA} = B \times g_{m} - \frac{r_{0}R_{C}C_{C}C_{CP}}{(B + R_{C}C_{C})(r_{0} + A)} \\ &R_{C_{-}EA} = \frac{B + R_{C}C_{C}}{C_{C_{-}EA}} \\ &C_{CP_{-}EA} = \frac{r_{0}R_{C}C_{C}C_{CP}}{(B + R_{C}C_{C})(r_{0} + A)} \end{split}$$

where:

 2.26×10^{-6}

$$\begin{split} R_{C} &= \frac{2 \times \pi \times V_{OUT} \times C_{OUT} \times f_{C}}{V_{REF} \times g_{m} \times A_{VI}} = \\ &= \frac{2 \times \pi \times 3.3 \text{ V} \times 2 \times 32 \text{ } \mu\text{F} \times 50 \text{ kHz}}{0.6 \text{ V} \times 470 \text{ } \mu\text{S} \times 8.7 \text{ A/V}} = 27.1 \text{ k}\Omega \\ C_{C} &= \frac{\left(R + R_{ESR}\right) \times C_{OUT}}{R_{C}} = \\ &= \frac{(3.3 \text{ V}/4 \text{ A} + 0.002 \Omega) \times 2 \times 32 \text{ } \mu\text{F}}{27.1 \text{ k}\Omega} = 1.96 \text{ nF} \\ C_{CP} &= \frac{R_{ESR} \times C_{OUT}}{R_{C}} = \frac{0.002 \Omega \times 2 \times 32 \text{ } \mu\text{F}}{27.1 \text{ k}\Omega} = 4.73 \text{ pF} \\ A &= \frac{R_{TOP} R_{BOT}}{R_{TOP} + R_{BOT}} \left(1 + g_{m} \times r_{0}\right) = \frac{10 \text{ k}\Omega \times 2.21 \text{ k}\Omega}{10 \text{ k}\Omega + 2.21 \text{ k}\Omega} \times \\ &= \frac{(1 + 470 \mu\text{S} \times 40 \text{ M}\Omega) = 3.4 \times 10^{7}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{40 \text{ M}\Omega \times (4.73 \text{ pF} + 1.96 \text{ nF})}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{R_{TOP} R_{DOT}}{1 + 470 \mu\text{S} \times (3.4 \times 10^{7} + 40 \text{ M}\Omega)} = 1.00 \text{ m} \\ &= \frac{R_{TOP} R_{DOT}}{1 + g_{m} (A + r_{0})} = \frac{R_{TOP} R_{DOT}}{1 + 40 \text{ M}\Omega} = 1.00 \text{ m}$$

This results in the following:

$$R_{C_EA} = 52.3 \text{ k}\Omega.$$

$$C_{C_EA} = 1055 \text{ pF}.$$

$$C_{CP_EA} = 2.45 \text{ pF}.$$

Choose the standard values for $R_{C_EA}=49.9~k\Omega$, $C_{C_EA}=1000~pF$, and $C_{CP_EA}=2.2~pF$.

Figure 35 shows the Bode plot at 4 A. The cross frequency is 43 kHz, and the phase margin is 59°.




Figure 35. Bode Plot at 4 A

SOFT START TIME PROGRAM

The soft start feature allows the output voltage to ramp up in a controlled manner, eliminating output voltage overshoot during soft start and limiting the inrush current. Set the soft start time to 4 ms.

$$C_{SS} = \frac{t_{SS_EXT} \times I_{SS_UP}}{0.6 \text{ V}} = \frac{4 \text{ ms} \times 3.2 \,\mu\text{A}}{0.6 \text{ V}} = 21.3 \text{ nF}$$

Choose a standard component value, $C_{SS} = 22 \text{ nF}$.

INPUT CAPACITOR SELECTION

A minimum 10 μF ceramic capacitor must be placed near the PVIN pin. In this application, one 10 μF , X5R, 25 V ceramic capacitor is recommended.




Figure 36. Design Example Schematic Rev. 0 | Page 21 of 28

RECOMMENDED EXTERNAL COMPONENTS

Table 11. Recommended External Components for Typical Applications with Compensation Network Between COMP and GND Pins, 4 A Output Current

f _{sw} (kHz)	V _{IN} (V)	V _{OUT} (V)	L (μH)	C _{ουτ} (μ F) ¹	R _{TOP} (kΩ)	R _{BOT} (kΩ)	R _c (kΩ)	C _c (pF)	C _{CP} (pF)
250	12	1	3.3	680 + 2 × 100	10	15	47	3900	150
	12	1.2	3.3	680	10	10	47	3900	100
	12	1.5	4.7	680	15	10	60.4	3900	100
	12	1.8	4.7	470	20	10	51	3900	100
	12	2.5	6.8	3×100	47.5	15	28	3900	10
	12	3.3	6.8	2×100	10	2.21	24	3900	10
	12	5	10	100 + 47	22	3	29.4	3900	6.8
	5	1	3.3	$680 + 2 \times 100$	10	15	47	3900	150
	5	1.2	3.3	680	10	10	47	3900	100
	5	1.5	3.3	470	15	10	39	3900	100
	5	1.8	3.3	3×100	20	10	20	3900	15
	5	2.5	4.7	2×100	47.5	15	18.2	3900	10
	5	3.3	3.3	2×100	10	2.21	24	3900	10
500	12	1.2	2.2	470	10	10	68	2200	68
	12	1.5	2.2	3×100	15	10	33	2200	10
	12	1.8	2.2	2×100	20	10	26.7	2200	10
	12	2.5	3.3	2×100	47.5	15	37.4	2200	6.8
	12	3.3	4.7	2×100	10	2.21	47	2200	4.7
	12	5	4.7	100	22	3	37.4	2200	3.3
	5	1	1.5	470	10	15	56	2200	68
	5	1.2	1.5	3×100	10	10	26.7	2200	10
	5	1.5	2.2	3×100	15	10	33	2200	10
	5	1.8	2.2	2×100	20	10	26.7	2200	10
	5	2.5	2.2	2 × 47	47.5	15	21	2200	6.8
	5	3.3	2.2	100 + 47	10	2.21	37.4	2200	4.7
1000	12	1.8	1.5	2×100	20	10	51	1000	4.7
	12	2.5	1.5	100	47.5	15	37.4	1000	3.3
	12	3.3	2.2	100	10	2.21	47	1000	2.2
	12	5	2.2	100	22	3	69	1000	1
	5	1	1	3×100	10	15	43.2	1000	8.2
	5	1.2	1	2×100	10	10	33	1000	6.8
	5	1.5	1	100 + 47	15	10	33	1000	4.7
	5	1.8	1	2 × 47	20	10	30	1000	4.7
	5	2.5	1	100	47.5	15	37.4	1000	3.3
	5	3.3	1	100	10	2.21	47	1000	2.2

¹ 680 μF: 4 V, Sanyo 4TPF680M; 470 μF: 6.3 V, Sanyo 6TPF470M; 100 μF: 6.3 V, X5R, Murata GRM32ER60J107ME20; 47 μF: 6.3 V, X5R, Murata GRM32ER60J476ME20.

Table 12. Recommended External Components for Typical Applications with Compensation Network Between COMP and FB Pins, 4 A Output Current

f _{sw} (kHz)	V _{IN} (V)	V _{OUT} (V)	L (µH)	С _{оυт} (μ F) ¹	R _{TOP} (kΩ)	R _{BOT} (kΩ)	R _{C_EA} (kΩ)	C _{C_EA} (pF)	C _{CP_EA} (pF)
250	12	1	3.3	$680 + 2 \times 100$	10	15	191	1000	47
	12	1.2	3.3	680	10	10	169	1200	33
	12	1.5	4.7	680	15	10	237	1000	22
	12	1.8	4.7	470	20	10	220	1000	22
	12	2.5	6.8	3×100	47.5	15	187	680	1
	12	3.3	6.8	2×100	10	2.21	47	2200	4.7
	12	5	10	100 + 47	22	3	69.8	1800	2.2
	5	1	3.3	$680 + 2 \times 100$	10	15	191	1000	39
	5	1.2	3.3	680	10	10	169	1200	39
	5	1.5	3.3	470	15	10	169	1000	22
	5	1.8	3.3	3×100	20	10	88.7	1000	3.9
	5	2.5	4.7	2×100	47.5	15	124	680	2.2
	5	3.3	3.3	2×100	10	2.21	47	2200	15
500	12	1.2	2.2	470	10	10	237	680	22
	12	1.5	2.2	3×100	15	10	130	470	2.2
	12	1.8	2.2	2×100	20	10	110	470	2.2
	12	2.5	3.3	2×100	47.5	15	249	330	1
	12	3.3	4.7	2×100	10	2.21	95.3	1000	2.2
	12	5	4.7	100	22	3	86.6	820	1
	5	1	1.5	470	10	15	220	470	22
	5	1.2	1.5	3×100	10	10	95.3	680	3.3
	5	1.5	2.2	3×100	15	10	130	470	2.2
	5	1.8	2.2	2×100	20	10	110	470	2.2
	5	2.5	2.2	2 × 47	47.5	15	147	330	1
	5	3.3	2.2	100 + 47	10	2.21	75	1000	1
1000	12	1.8	1.5	2×100	20	10	232	220	1
	12	2.5	1.5	100	47.5	15	232	150	1
	12	3.3	2.2	100	10	2.21	95.3	470	1
	12	5	2.2	100	22	3	169	470	1
	5	1	1	3×100	10	15	180	270	2.2
	5	1.2	1	2×100	10	10	127	330	2.2
	5	1.5	1	100 + 47	15	10	140	270	1
	5	1.8	1	2 × 47	20	10	137	270	1
	5	2.5	1	100	47.5	15	249	150	1
	5	3.3	1	100	10	2.21	93.1	470	1

 $^{^{1}680~\}mu F: 4V, Sanyo~4TPF680M; 470~\mu F: 6.3~V, Sanyo~6TPF470M; 100~\mu F: 6.3~V, XSR, Murata~GRM32ER60J107ME20; 47~\mu F: 6.3~V, XSR, Murata~GRM32ER60J476ME20.$

CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Good circuit board layout is essential for obtaining the best performance from the ADP2380. Poor printed circuit board (PCB) layout degrades the output regulation as well as the electromagnetic interface (EMI) and electromagnetic compatibility (EMC) performance. Figure 38 shows a PCB layout example. For optimum layout, use the following guidelines:

- Use separate analog ground and power ground planes.
 Connect the ground reference of sensitive analog circuitry, such as output voltage divider components, to analog ground. In addition, connect the ground reference of power components, such as input and output capacitors and a low-side MOSFET, to power ground. Connect both ground planes to the exposed pad of the ADP2380.
- Place the input capacitor, inductor, low-side MOSFET, and output capacitor as close to the IC as possible, and use short traces.
- Ensure that the high current loop traces are as short and
 as wide as possible. Make the high current path from the
 input capacitor through the inductor, the output capacitor,
 and the power ground plane back to the input capacitor as
 short as possible. To accomplish this, ensure that the input
 and output capacitors share a common power ground plane.

- In addition, ensure that the high current path from the power ground plane through the external MOSFET, inductor, and output capacitor back to the power ground plane is as short as possible by tying the MOSFET source node to the PGND plane as close as possible to the input and output capacitors.
- Make the low-side driver path from the LD pin of the ADP2380 to the external MOSFET gate node and back to the PGND pin of the ADP2380 as short as possible, and use a wide trace for better noise immunity.
- Connect the exposed pad of the ADP2380 to a large copper plane to maximize its power dissipation capability for better thermal dissipation.
- Place the feedback resistor divider network as close as possible to the FB pin to prevent noise pickup. Try to minimize the length of the trace that connects the top of the feedback resistor divider to the output while keeping the trace away from the high current traces and the switching node to avoid noise pickup. To further reduce noise pickup, place an analog ground plane on either side of the FB trace and ensure that the trace is as short as possible to reduce parasitic capacitance pickup.




Figure 37. High Current Path in the PCB Circuit




Figure 38. Recommended PCB Layout

TYPICAL APPLICATIONS CIRCUITS




Figure 39. Compensation Network Between COMP and GND, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.2 \text{ V}$, $I_{OUT} = 4 \text{ A}$, $f_{SW} = 500 \text{ kHz}$




Figure 40. Programming Input Voltage UVLO Rising Threshold at 10 V, V_{IN} = 12 V, V_{OUT} = 1.8 V, I_{OUT} = 4 A, I_{SW} = 500 kHz




Figure 41. Using Internal Soft Start, Programming Switching Frequency at 600 kHz, $V_{IN} = 12 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $I_{OUT} = 4 \text{ A}$, $f_{SW} = 600 \text{ kHz}$

OUTLINE DIMENSIONS




Figure 42. 16-Lead Thin Shrink Small Outline with Exposed Pad [TSSOP_EP] (RE-16-3) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADP2380AREZ-R7	-40°C to +125°C	16-Lead TSSOP_EP, 7" Tape and Reel	RE-16-3
ADP2380AREZ	-40°C to +125°C	16-Lead TSSOP_EP, Tube	RE-16-3
ADP2380-EVALZ		Evaluation Board	

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADP2380-EVALZ ADP2380AREZ-R7