## 16 x $8 \times 1$ BiMOS-E Crosspoint Switch

The Intersil CD22M3494 is an array of 128 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}}$. Each of the 128 switches may be addressed via the ADDRESS input to the 7 to 128 line decoder. The state of the addressed switch is established by the signal to the DATA input. A low or zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the STROBE input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the RESET input from a zero state to a one state and then returning it to its normal low state.

CS allows crosspoint array to be cascaded for matrix expansion.

## Features

- 128 Analog Switches
- Low ron
- Guaranteed ron Matching
- Analog Signal Input Voltage Equal to the Supply Voltage
- Wide Operating Voltage . . . . . . . . . . . . . . . . . . 4V to 15V
- Parallel Input Addressing
- High Latch-Up Current 50mA (Min)
- Very Low Crosstalk
- Pin and Functionally Compatible with the Following Types: SGS M3494 and Mitel MT8816
- Pb-Free (RoHS Compliant)


## Applications

- PBX Systems
- Instrumentation
- Analog and Digital Multiplexers
- Video Switching Networks


## Block Diagram



## Ordering Information

| PART NUMBER <br> (Note 3) | PART MARKING | TEMP. RANGE ( ${ }^{\circ}$ C) | PACKAGE (Pb-Free) | PKG. DWG. <br> \# |
| :---: | :---: | :---: | :---: | :---: |
| CD22M3494EZ | CD22M3494EZ | -40 to 85 | 40 Ld PDIP (Note 2) | E40.6 |
| CD22M3494MQZ (Note 1) | CD22M3494MQZ | -40 to 85 | 44 Ld PLCC (Mitel Ld Compatible) | N44.65 |
| CD22M3494MQAZ (Note 1) | CD22M3494MQAZ | -40 to 85 | 44 Ld PLCC (Mitel Ld Compatible) | N44.65 |
| CD22M3494SQZ (Note 1) | CD22M3494SQZ | -40 to 85 | 44 Ld PLCC (SGS Ld Compatible) | N44.65 |

NOTES:

1. Add " 96 " suffix for tape and reel. At one time the "QZ" and "QAZ" were different products, but since 1994 these parts have been exactly the same.
2. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
3. Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pinouts
CD22M3494E (PDIP) TOP VIEW

| Y3 1 | $40 \mathrm{~V}_{\mathrm{DD}}$ |
| :---: | :---: |
| AY2 2 | 39 Y2 |
| RESET 3 | 38 DATA |
| AX3 4 | 37 Y 1 |
| AXO 5 | 36 cs |
| X14 6 | 35 YO |
| X15 7 | 34 NC |
| X6 8 | $33 \mathrm{X0}$ |
| X7 9 | $32 \mathrm{X1}$ |
| X8 10 | $31 \times 2$ |
| X9 $\square^{11}$ | $30 \times 3$ |
| X10 12 | 29 X 4 |
| X11 13 | 28 X 5 |
| NC 14 | 27) $\times 12$ |
| Y7 15 | 26 X13 |
| $\mathrm{V}_{\text {SS }} 16$ | 25 AY1 |
| Y6 17 | 24 AYO |
| StRobe 18 | 23 AX2 |
| Y5 19 | 22 AX1 |
| VEE 20 | 21 Y 4 |

CD22M3494MQ
(PLCC) (MITEL LEAD COMPATIBLE) TOP VIEW


CD22M3494SQ (PLCC) (SGS LEAD COMPATIBLE) TOP VIEW


## Pin Descriptions

| SYMBOL | 40 LD PDIP PIN NO. | 44 LD PLCC PIN NO. |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MQ | SQ |  |
| POWER SUPPLIES |  |  |  |  |
| $V_{\text {DD }}$ | 40 | 44 | 44 | Positive Supply. |
| $\mathrm{V}_{\text {SS }}$ | 16 | 18 | 17 | Negative Supply (Digital). |
| $V_{\text {EE }}$ | 20 | 22 | 22 | Negative Supply (Analog). |
| ADDRESS |  |  |  |  |
| AX0-AX3 | $5,22,23$ and 4 | 5, 24, 2 | and 4 | X Address Lines. These pins select one of the 16 rows of switches. See the Truth Table on page 7 for the valid addresses. |
| AYO - AY2 | 24, 25 and 2 | 26, 27 | and 2 | Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table on page 7 for the valid addresses. |
| CONTROL |  |  |  |  |
| DATA | 38 |  | 2 | DATA Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch. |
| STROBE | 18 |  | 0 | STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the STROBE Input goes to the active high level. The DATA Input must be stable on the failing edge of the STROBE. |
| RESET | 3 |  | 3 | MASTER RESET. A high or one on this line opens all switches. |
| CS | 36 | 40 | 39 | CHIP SELECT. Device is selected when CS is at a high level, allows the crosspoint array to be cascaded for matrix expansion. |
| INPUTSIOUTPUTS |  |  |  |  |
| $\begin{gathered} \text { X0 - X5 } \\ \text { X6-X11 } \\ \text { X12-X15 } \end{gathered}$ | $\begin{gathered} 33-28,8-13,27 \\ 26,6,7 \end{gathered}$ | 37-32, 9-14 | , 31, 30, 7, 8 | Analog or Digital Inputs/Outputs. These pins are the rows X0-X15. |
| $\begin{gathered} Y 0-Y 7 \\ I / O \end{gathered}$ | $\begin{gathered} 35,37,39,1,21 \\ 19,17,15 \end{gathered}$ | $\begin{gathered} 39,41,43,1,23 \\ 21,19,17 \end{gathered}$ | $\begin{gathered} 40,41,43,1,23 \\ 21,19,18 \end{gathered}$ | Analog or Digital Inputs/Outputs. These pins are the columns Y0-Y7. |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) |  |
| Voltages Referenced to $\mathrm{V}_{\mathrm{EE}}$ | -0.5V to 16V |
| DC Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) |  |
| Voltages Referenced to $\mathrm{V}_{\text {SS }}$ | -0.5V to 16V |
| DC Input Diode Current, IIN |  |
| For $\mathrm{V}_{1}$, Digital $<\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}$, |  |
| Analog $<\mathrm{V}_{\mathrm{EE}}-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{DD}} 0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, $\mathrm{I}_{\mathrm{OK}}$ |  |
| For $\mathrm{V}_{\mathrm{O}}$, Digital $<\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}$, |  |
| Analog $<\mathrm{V}_{\text {EE }}-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}} 0.5 \mathrm{~V} . \ldots . . . . . . . . . . . . . . . . \pm 20 \mathrm{~mA}$ |  |
| DC Transmission Gate Current | $\pm 25 \mathrm{~mA}$ |
| Power Dissipation Per Package (Po) |  |
| For $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PDIP). | .500mW |
| For $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PLCC) | .600mW |

## Thermal Information

Thermal Resistance (Typical, Note 4) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ PDIP Package* . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
PLCC Package..................................... 43
Maximum Junction Temperature Plastic Package . . . . . . . . . $+150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range (TSTG) . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493 *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing. applications.

## Operating Conditions

Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )
Package Type E and Q . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage Range
For $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range

DC Input or Output Voltage $\mathrm{V}_{\mathrm{I}}$ or $\mathrm{V}_{\mathrm{O}} \ldots \ldots \ldots \ldots . . . . \mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$
Digital Input Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC CONTROLS |  |  |  |  |  |  |
| Supply Current | ${ }^{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, Logic Inputs $=\mathrm{V}_{\mathrm{DD}}$ | - | - | 2 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$, Logic Inputs $=\mathrm{V}_{\mathrm{DD}}$ | - | - | 5 | mA |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D}=5 \mathrm{~V}$ | 2.4 <br> (Note 5) | - | - | V |
| Low-Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  | - | - | 0.8 <br> (Note 5) | V |
| Input Leakage Current, Digital | $I_{\text {IN }}$ | Reset = Low ( Note 6) | - | - | $\begin{gathered} \pm 10 \\ (\text { Note } 7) \end{gathered}$ | $\mu \mathrm{A}$ |

Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$, Unless Otherwise Specified.

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC CROSSPOINTS |  |  |  |  |  |  |  |
| ON Resistance | ${ }^{\text {r }} \mathrm{ON}$ | $\begin{aligned} & V_{S S}=V_{E E}=0 V \\ & T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{I N}=V_{D D} / 2, \\ & V X-V Y=0.2 V \end{aligned}$ | $V_{D D}=10 \mathrm{~V}$ | - | 40 | 75 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | - | 36 | 65 | $\Omega$ |
| ON Resistance | $\mathrm{r}^{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{VX}-\mathrm{VY}=0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \end{aligned}$ | $V_{D D}=10 \mathrm{~V}$ | - | 50 | 75 | $\Omega$ |
|  |  |  | $V_{D D}=12 \mathrm{~V}$ | - | 45 | 65 | $\Omega$ |
| Difference in ON Resistance Between Any Two Switches | $\Delta \mathrm{r}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{VX}-\mathrm{VY}=0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \end{aligned}$ |  | - | 6 | 10 | $\Omega$ |

Electrical Specifications $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$, Unless Otherwise Specified. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Difference in ON Resistance <br> Between Any Two Switches | $\Delta \mathrm{r}_{\mathrm{ON}}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / 2$, <br> $\mathrm{VX}-\mathrm{VY}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{VDD}=12 \mathrm{~V}$ | - | - | 10 | $\Omega$ |
| OFF-State Leakage Current | IL | $\|\mathrm{VX}-\mathrm{VY}\|=12 \mathrm{~V}$ | - | - | $\pm 10$ <br> $(\underline{N o t e} 7)$ | $\mu \mathrm{A}$ |

Electrical Specifications $\quad T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Unless Otherwise Specified.

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CROSSPOINTS |  |  |  |  |  |  |
| Switch I/O Capacitance |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{f}=1 \mathrm{MHz}$ | - | - | 20 | pF |
| Switch Feedthrough Capacitance |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{f}=1 \mathrm{MHz}$ | - | 0.3 | - | pF |
| Propagation Delay Time (Switch ON) Signal Input to Output, tPHL or tpLH |  |  | - | 5 | 30 | ns |
| Frequency Response Channel ON $\mathrm{f}=20 \log (\mathrm{VX} / \mathrm{VY})=-3 \mathrm{~dB}$ |  | $\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | - | 50 | - | MHz |
| Total Harmonic, THD |  | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P, }} \mathrm{f}=1 \mathrm{kHz}$ | - | 0.01 | - | \% |
| Feedthrough Channel OFF <br> Feedthrough $=20 \log (V X / V Y)=F_{D T}$ |  | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P, }} \mathrm{f}=1 \mathrm{kHz}$ | - | -95 | - | dB |
| Frequency for Signal Crosstalk, $\mathrm{f}_{\mathrm{CT}}$ Attenuation of: | 40dB | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}_{\text {P-P },} \mathrm{R}_{\mathrm{L}}=75 \Omega$ | - | 10 | - | MHz |
|  | 110 dB | $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ \|| 10pF | - | 5 | - | kHz |
| Control Crosstalk DATA-Input, ADDRESS, or STROBE to Output |  | Control Input $=3 V_{P-P}$ <br> Square Wave, $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=10 \mathrm{~ns}$ <br> $\mathrm{R}_{\text {IN }}=1 \mathrm{~K}, \mathrm{R}_{\text {OUT }}=10 \mathrm{k} \Omega \\| 10 \mathrm{pF}$ | - | 75 | - | $m V_{\text {PEAK }}$ |

Electrical Specifications $\quad T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \| 50 \mathrm{pF}$, Unless Otherwise Specified.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CONTROLS |  |  |  |  |  |  |
| Digital Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 5 | - | pF |
| Propagation Delay Time STROBE to Output <br> Switch Turn-ON | ${ }_{\text {tpSN }}$ |  | - | 50 | 100 | ns |
| Switch Turn-OFF | $t_{\text {PSF }}$ |  | - | 50 | 100 | ns |
| DATA-IN to Output Turn-ON to High Level | $t_{\text {Pzi }}$ |  | - | 60 | 100 | ns |
| Turn-ON to Low Level | tpzL |  | - | 70 | 100 | ns |
| ADDRESS to Output Turn-ON to High Level | $t_{\text {PAN }}$ |  | - | 70 | - | ns |
| Turn-OFF to Low Level | tpAF |  | - | 70 | - | ns |


| Electrical Specifications $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 50 \mathrm{pF}$, Unless Otherwise Specified. (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Setup Time CS to STROBE | $\mathrm{t}_{\mathrm{CS}}$ |  | 10 | - | - | ns |
| DATA-IN to STROBE | $t_{\text {DS }}$ |  | 10 | - | - | ns |
| ADDRESS to STROBE | ${ }^{\text {t }}$ S |  | 10 | - | - | ns |
| Hold Time STROBE to CS | ${ }^{\text {t }} \mathrm{CH}$ |  | 10 | - | - | ns |
| ADDRESS to CS |  |  | 10 | - | - | ns |
| STROBE to DATA-IN | $t_{\text {DH }}$ |  | 20 | - | - | ns |
| STROBE to ADDRESS | ${ }^{\text {taH }}$ |  | 10 | - | - | ns |
| DATA-IN to CS |  |  | 20 | - | - | ns |
| Pulse Width STROBE | tspw |  | 20 | - | - | ns |
| RESET | trPW |  | 20 | - | - | ns |
| RESET Turn-OFF to Output Delay | tPHZ |  | - | 70 | 100 | ns |

NOTES:
5. Operation of $\mathrm{V}_{I H}$ at 2.4 V or $\mathrm{V}_{\mathrm{IL}}$ at 0.8 V will result in much higher supply current ( $\mathrm{I}_{\mathrm{DD}}$ ) than for logic inputs equal to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ respectively.
6. Reset $\mathrm{I}_{\mathrm{IH}}<20 \mu \mathrm{~A}$, Reset $=\mathrm{V}_{\mathrm{IH}}$.
7. At $+25^{\circ} \mathrm{C}$ Limit is $\pm 100 \mathrm{nA}$.

Timing Diagram


TRUTH TABLE X AXIS

| X ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| AX3 | AX2 | AX1 | AX0 | X SWITCH |
| 0 | 0 | 0 | 0 | X0 |
| 0 | 0 | 0 | 1 | X1 |
| 0 | 0 | 1 | 0 | X2 |
| 0 | 0 | 1 | 1 | X3 |
| 0 | 1 | 0 | 0 | X4 |
| 0 | 1 | 0 | 1 | X5 |
| 0 | 1 | 1 | 0 | X12 |
| 0 | 1 | 1 | 1 | X13 |
| 1 | 0 | 0 | 0 | X6 |
| 1 | 0 | 0 | 1 | X7 |
| 1 | 0 | 1 | 0 | X8 |
| 1 | 0 | 1 | 1 | X9 |
| 1 | 1 | 0 | 0 | X10 |
| 1 | 1 | 0 | 1 | X11 |
| 1 | 1 | 1 | 0 | X14 |
| 1 | 1 | 1 | 1 | X15 |

TRUTH TABLE Y AXIS

| Y ADDRESS |  |  |  |
| :---: | :---: | :---: | :---: |
| AY2 | AY1 | AY0 | Y SWITCH |
| 0 | 0 | 0 | Y0 |
| 0 | 0 | 1 | Y1 |
| 0 | 1 | 0 | Y2 |
| 0 | 1 | 1 | Y3 |
| 1 | 0 | 0 | Y4 |
| 1 | 0 | 1 | Y5 |
| 1 | 1 | 0 | Y6 |
| 1 | 1 | 1 | $Y 7$ |

To make a connection (close switch) between any two points, specify an " $X$ " address, a " $Y$ " address, set "DATA" high, and switch "STROBE" from low to high. To break a connection, follow this same procedure with "DATA" low.

Example:

To connect switch X3 to switch Y4:
To connect switch X 6 to switch Y 7 :
To break connection from X3 to Y4:

| DATA | X ADDRESS |  |  |  | Y ADDRESS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AX3 | AX2 | AX1 | AX0 | AY2 | AY1 | AY0 |
|  | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

## Typical Performance Curve



For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

[^0]Plastic Leaded Chip Carrier Packages (PLCC)


NOTES:

1. Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
2. Dimensions and tolerancing per ANSI Y14.5M-1982.
3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch $(0.25 \mathrm{~mm})$ per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line.
4. To be measured at seating plane -C- contact point.
5. Centerline to be determined where center leads exit plastic body.
6. " N " is the number of terminal positions.

N44.65 (JEDEC MS-018AC ISSUE A) 44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| A | 0.165 | 0.180 | 4.20 | 4.57 | - |
| A1 | 0.090 | 0.120 | 2.29 | 3.04 | - |
| D | 0.685 | 0.695 | 17.40 | 17.65 | - |
| D1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |
| D2 | 0.291 | 0.319 | 7.40 | 8.10 | 4,5 |
| E | 0.685 | 0.695 | 17.40 | 17.65 | - |
| E1 | 0.650 | 0.656 | 16.51 | 16.66 | 3 |
| E2 | 0.291 | 0.319 | 7.40 | 8.10 | 4,5 |
| N | 44 |  |  |  |  |

Rev. 2 11/97

## Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum -C -.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N,N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E 42.6 will have a B1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Intersil:


[^0]:    For information regarding Intersil Corporation and its products, see www.intersil.com

