## 850MHz, Output Limiting, Low Distortion Current Feedback Operational Amplifier

The HFA1130 is a high speed wideband current feedback amplifier featuring programmable output limits. Built with Intersil's proprietary complementary bipolar UHF-1 process, it is the fastest monolithic amplifier available from any semiconductor manufacturer.

This amplifier is the ideal choice for high frequency applications requiring output limiting, especially those needing ultra fast overdrive recovery times. The output limiting function allows the designer to set the maximum positive and negative output levels, thereby protecting later stages from damage or input saturation. The sub-nanosecond overdrive recovery time quickly returns the amplifier to linear operation, following an overdrive condition.

The HFA1130 offers significant performance improvements over the CLC500/501/502.

## Ordering Information

| PART NUMBER <br> (Note) | PART <br> MARKING | TEMP. <br> RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (Pb-free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- | :--- |
| HFA1130IBZ | 1130 IBZ | -40 to +85 | 8 Ld SOIC | M8.15 |
| HFA1130IBZ-T | 1130 IBZ | -40 to +85 | 8 Ld SOIC | M8.15 |
| HFA11XXEVAL | DIP Evaluation Board for High-Speed Op Amps |  |  |  |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## The Op Amps with Fastest Edges



## Features

- User Programmable Output Voltage Limits
- Low Distortion (30MHz, HD2) . . . . . . . . . . . . . . . -56dBc
- -3dB Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 850MHz
- Very Fast Slew Rate. . . . . . . . . . . . . . . . . . . . . . 2300V/ $\mu \mathrm{s}$
- Fast Settling Time (0.1\%). . . . . . . . . . . . . . . . . . . . . . 11ns
- Excellent Gain Flatness
- (100MHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.14 dB
- (50MHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.04 dB
- (30MHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.01dB
- High Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 60mA
- Overdrive Recovery . . . . . . . . . . . . . . . . . . . . . . . . . <1ns
- Pb-Free (RoHS Compliant)


## Applications

- Residue Amplifier
- Video Switching and Routing
- Pulse and Video Amplifiers
- Wideband Amplifiers
- RF/IF Signal Processing
- Flash A/D Driver
- Medical Imaging Systems
- Related Literature
- AN9420, Current Feedback Theory
- AN9202, HFA11XX Evaluation Fixture


## Pinout




## Operating Conditions

Temperature Range

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=510 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEST <br> LEVEL <br> (Note 2) | TEMP. <br> ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Input Offset Voltage (Note 3) |  | A | +25 | - | 2 | 6 | mV |
|  |  | A | Full | - | - | 10 | mV |
| Input Offset Voltage Drift |  | C | Full | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $V_{\text {IO }}$ CMRR | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | +25 | 40 | 46 | - | dB |
|  |  | A | Full | 38 | - | - | dB |
| $V_{\text {IO }}$ PSRR | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 1.25 \mathrm{~V}$ | A | +25 | 45 | 50 | - | dB |
|  |  | A | Full | 42 | - | - | dB |
| Non-Inverting Input Bias Current (Note 3) | $+\mathrm{IN}=0 \mathrm{~V}$ | A | +25 | - | 25 | 40 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | - | 65 | $\mu \mathrm{A}$ |
| $+_{\text {BIAS }}$ Drift |  | C | Full | - | 40 | - | $n A /{ }^{\circ} \mathrm{C}$ |
| $+\mathrm{I}_{\text {BIAS }}$ CMS | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | +25 | - | 20 | 40 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 50 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input Bias Current (Note 3) | $-\mathrm{IN}=0 \mathrm{~V}$ | A | +25 | - | 12 | 50 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | - | 60 | $\mu \mathrm{A}$ |
| ${ }^{-1}$ BIAS Drift |  | C | Full | - | 40 | - | $n A /{ }^{\circ} \mathrm{C}$ |
| ${ }^{-}{ }_{\text {BIAS }}$ CMS | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | A | +25 | - | 1 | 7 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 10 | $\mu \mathrm{A} / \mathrm{V}$ |
| $-_{\text {IBIAS }}$ PSS | $\Delta \mathrm{V}_{\mathrm{S}}= \pm 1.25 \mathrm{~V}$ | A | +25 | - | 6 | 15 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | A | Full | - | - | 27 | $\mu \mathrm{A} / \mathrm{V}$ |
| Non-Inverting Input Resistance |  | A | +25 | 25 | 50 | - | $\mathrm{k} \Omega$ |
| Inverting Input Resistance |  | C | +25 | - | 20 | 30 | $\Omega$ |
| Input Capacitance (Either Input) |  | B | +25 | - | 2 | - | pF |
| Input Common Mode Range |  | C | Full | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Input Noise Voltage (Note 3) | 100kHz | B | +25 | - | 4 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current (Note 3) | 100kHz | B | +25 | - | 18 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current (Note 3) | 100kHz | B | +25 | - | 21 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| TRANSFER CHARACTERISTICS $A_{V}=+2$, Unless Otherwise Specified |  |  |  |  |  |  |  |
| Open Loop Transimpedance (Note 3) |  | B | +25 | - | 300 | - | $\mathrm{k} \Omega$ |

Electrical Specifications $\quad V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=510 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEST LEVEL (Note 2) | TEMP. <br> ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -3dB Bandwidth (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{~A}_{\mathrm{V}}=+1 \end{aligned}$ | B | +25 | 530 | 850 | - | MHz |
| -3dB Bandwidth | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{~A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{F}}=360 \Omega \end{aligned}$ | B | +25 | - | 670 | - | MHz |
| Full Power Bandwidth | $4 V_{P-P}, A_{V}=-1$ | B | Full | - | 300 | - | MHz |
| Gain Flatness (Note 3) | To 100 MHz | B | +25 | - | $\pm 0.14$ | - | dB |
| Gain Flatness | To 50MHz | B | +25 | - | $\pm 0.04$ | - | dB |
| Gain Flatness | To 30MHz | B | +25 | - | $\pm 0.01$ | - | dB |
| Linear Phase Deviation (Note 3) | DC to 100 MHz | B | +25 | - | 0.6 | - | - |
| Differential Gain | NTSC, $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | +25 | - | 0.03 | - | \% |
| Differential Phase | NTSC, $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | +25 | - | 0.05 | - | - |
| Minimum Stable Gain |  | A | Full | 1 | - | - | V/V |

OUTPUT CHARACTERISTICS $A_{V}=+2$, Unless Otherwise Specified

| Output Voltage (Note 3) | $A_{V}=-1$ | A | +25 | $\pm 3.0$ | $\pm 3.3$ | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | Full | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~A}_{V}=-1$ | A | $\begin{aligned} & +25, \\ & +85 \end{aligned}$ | 50 | 60 | - | mA |
|  |  | A | -40 | 35 | 50 | - | mA |
| DC Closed Loop Output Impedance (Note 3) |  | B | +25 | - | 0.07 | - | $\Omega$ |
| 2nd Harmonic Distortion (Note 3) | $30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ | B | +25 | - | -56 | - | dBc |
| 3rd Harmonic Distortion (Note 3) | $30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P }}$ | B | +25 | - | -80 | - | dBc |
| 3rd Order Intercept (Note 3) | 100 MHz | B | +25 | 20 | 30 | - | dBm |
| 1dB Compression | 100 MHz | B | +25 | 15 | 20 | - | dBm |

## TRANSIENT RESPONSE $A_{V}=+2$, Unless Otherwise Specified

| Rise Time | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ Step | B | +25 | - | 900 | - | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overshoot (Note 3) | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ Step | B | +25 | - | 10 | - | \% |
| Slew Rate | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1 \\ & \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | B | +25 | - | 1400 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \\ & \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | B | +25 | 1850 | 2300 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| 0.1\% Settling Time (Note 3) | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ to 0 V | B | +25 | - | 11 | - | ns |
| 0.2\% Settling Time (Note 3) | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ to 0 V | B | +25 | - | 7 | - | ns |

POWER SUPPLY CHARACTERISTICS

| Supply Voltage Range | B | Full | $\pm 4.5$ | - | $\pm 5.5$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (Note 3) | A | +25 | - | 21 | 26 | mA |
|  | A | Full | - | - | 33 | mA |


| LIMITING CHARACTERISTICS | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{H}}=+1 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-1 \mathrm{~V}$, Unless Otherwise Specified |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clamp Accuracy | $\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=-1$ | A | +25 | - | 60 | $\pm 125$ | mV |
| Clamped Overshoot | $\mathrm{V}_{\mathrm{IN}}= \pm 1 \mathrm{~V}$, <br> $\mathrm{Input}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}=2 \mathrm{~ns}$ | B | +25 | - | 4 | - | $\%$ |

Electrical Specifications $\quad V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=510 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEST LEVEL (Note 2) | TEMP. <br> ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overdrive Recovery Time | $\mathrm{V}_{\mathrm{IN}}= \pm 1 \mathrm{~V}$ | B | +25 | - | 0.75 | 1.5 | ns |
| Negative Clamp Range |  | B | +25 | - | -5.0 to +2.0 | - | V |
| Positive Clamp Range |  | B | +25 | - | -2.0 to +5.0 | - | V |
| Clamp Input Bias Current |  | A | +25 | - | 50 | 200 | $\mu \mathrm{A}$ |
| Clamp Input Bandwidth | $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}=100 \mathrm{mV} \mathrm{P}_{\mathrm{P}-\mathrm{P}}$ | B | +25 | - | 500 | - | MHz |

NOTES:
2. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
3. See Typical Performance Curves for more information.

## Application Information

## Optimum Feedback Resistor ( $R_{F}$ )

The enclosed plots of inverting and non-inverting frequency response detail the performance of the HFA1130 in various gains. Although the bandwidth dependency on $\mathrm{A}_{\mathrm{CL}}$ isn't as severe as that of a voltage feedback amplifier, there is an appreciable decrease in bandwidth at higher gains. This decrease can be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and the $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HFA1130 design is optimized for a $510 \Omega R_{F}$, at a gain of +1 . Decreasing $R_{F}$ in a unity gain application decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a trade-off of stability for bandwidth. The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth.

| $\mathbf{A}_{\mathbf{C L}}$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | $\mathbf{B W}(\mathbf{M H z})$ |
| :---: | :---: | :---: |
| +1 | 510 | 850 |
| -1 | 430 | 580 |
| +2 | 360 | 670 |
| +5 | 150 | 520 |
| +10 | 180 | 240 |
| +19 | 270 | 125 |

## Clamp Operation

## General

The HFA1130 features user programmable output clamps to limit output voltage excursions. Clamping action is obtained by applying voltages to the $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ terminals (pins 8 and 5) of the amplifier. $\mathrm{V}_{\mathrm{H}}$ sets the upper output limit, while $\mathrm{V}_{\mathrm{L}}$ sets the lower clamp level. If the amplifier tries to drive the
output above $\mathrm{V}_{\mathrm{H}}$, or below $\mathrm{V}_{\mathrm{L}}$, the clamp circuitry limits the output voltage at $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}$ ( $\pm$ the clamp accuracy), respectively. The low input bias currents of the clamp pins allow them to be driven by simple resistive divider circuits, or active elements such as amplifiers or DACs.

## Clamp Circuitry

Figure 1 shows a simplified schematic of the HFA1130 input stage, and the high clamp $\left(\mathrm{V}_{\mathrm{H}}\right)$ circuitry. As with all current feedback amplifiers, there is a unity gain buffer ( $\mathrm{Q}_{\times 1}-\mathrm{Q}_{\times 2}$ ) between the positive and negative inputs. This buffer forces $-I N$ to track $+I N$, and sets up a slewing current of $\left(\mathrm{V}_{-\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) / \mathrm{R}_{\mathrm{F}}$. This current is mirrored onto the high impedance node ( $Z$ ) by $\mathrm{Q}_{\times 3}-\mathrm{Q}_{\times 4}$, where it is converted to a voltage and fed to the output via another unity gain buffer. If no clamping is utilized, the high impedance node may swing within the limits defined by $Q_{P 4}$ and $\mathrm{Q}_{\mathrm{N} 4}$. Note that when the output reaches it's quiescent value, the current flowing through -IN is reduced to only that small current $\left(-I_{\text {BIAS }}\right)$ required to keep the output at the final voltage.


FIGURE 1. HFA1130 SIMPLIFIED $V_{H}$ CLAMP CIRCUITRY

Tracing the path from $V_{H}$ to $Z$ illustrates the effect of the clamp voltage on the high impedance node. $\mathrm{V}_{\mathrm{H}}$ decreases by $2 \mathrm{~V}_{\mathrm{BE}}\left(\mathrm{Q}_{\mathrm{N} 6}\right.$ and $\mathrm{Q}_{\mathrm{P} 6}$ ) to set up the base voltage on $\mathrm{Q}_{\mathrm{P} 5}$. QP5 begins to conduct whenever the high impedance node reaches a voltage equal to $Q_{P 5}$ 's base $+2 V_{B E}$ ( $Q_{P 5}$ and $\left.Q_{N 5}\right)$. Thus, $Q_{P 5}$ clamps node $Z$ whenever $Z$ reaches $V_{H}$. $\mathrm{R}_{1}$ provides a pull-up network to ensure functionality with the clamp inputs floating. A similar description applies to the symmetrical low clamp circuitry controlled by $\mathrm{V}_{\mathrm{L}}$.

When the output is clamped, the negative input continues to source a slewing current (ICLAMP) in an attempt to force the output to the quiescent voltage defined by the input. QP5 must sink this current while clamping, because the -IN current is always mirrored onto the high impedance node. The clamping current is calculated as $\left(\mathrm{V}_{-1 \mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) / \mathrm{R}_{\mathrm{F}}$. As an example, a unity gain circuit with $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=1 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{F}}=510 \Omega$ would have $\mathrm{I}_{\mathrm{CLAMP}}=(2-1) / 510 \Omega=1.96 \mathrm{~mA}$. Note that ICC will increase by $I_{\text {CLAMP }}$ when the output is clamp limited.

## Clamp Accuracy

The clamped output voltage will not be exactly equal to the voltage applied to $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}$. Offset errors, mostly due to $\mathrm{V}_{\mathrm{BE}}$ mismatches, necessitate a clamp accuracy parameter which is found in the device specifications. Clamp accuracy is a function of the clamping conditions. Referring again to Figure 1, it can be seen that one component of clamp accuracy is the $V_{B E}$ mismatch between the $\mathrm{Q}_{\mathrm{X} 6}$ transistors, and the $\mathrm{Q}_{\mathrm{X} 5}$ transistors. If the transistors always ran at the same current level there would be no $V_{B E}$ mismatch, and no contribution to the inaccuracy. The $\mathrm{Q}_{\mathrm{X} 6}$ transistors are biased at a constant current, but as described earlier, the current through $\mathrm{Q}_{\mathrm{X}}$ is equivalent to $I_{C L A M P} . V_{B E}$ increases as $I_{C L A M P}$ increases, causing the clamped output voltage to increase as well. ICLAMP is a function of the overdrive level ( $\left.\mathrm{V}_{-\mathrm{IN}}-\mathrm{V}_{\text {OUTCLAMPED }}\right)$ and $R_{F}$, so clamp accuracy degrades as the overdrive increases, or as $R_{F}$ decreases. As an example, the specified accuracy of $\pm 60 \mathrm{mV}$ for a 2 X overdrive with $\mathrm{R}_{\mathrm{F}}=510 \Omega$ degrades to $\pm 220 \mathrm{mV}$ for $R_{F}=240 \Omega$ at the same overdrive, or to $\pm 250 \mathrm{mV}$ for a $3 X$ overdrive with $\mathrm{R}_{\mathrm{F}}=510 \Omega$.
Consideration must also be given to the fact that the clamp voltages have an effect on amplifier linearity. The "Nonlinearity Near Clamp Voltage" curve in the data sheet illustrates the impact of several clamp levels on linearity.

## Clamp Range

Unlike some competitor devices, both $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ have usable ranges that cross 0 V . While $\mathrm{V}_{\mathrm{H}}$ must be more positive than $\mathrm{V}_{\mathrm{L}}$, both may be positive or negative, within the range restrictions indicated in the specifications. For example, the HFA1130 could be limited to ECL output levels by setting $\mathrm{V}_{\mathrm{H}}=-0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{L}}=-1.8 \mathrm{~V} . \mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ may be connected to the same voltage (GND for instance) but the result won't be in a DC output voltage from an AC input signal. A 150-200mV AC signal will still be present at the output.

## Recovery from Overdrive

The output voltage remains at the clamp level as long as the overdrive condition remains. When the input voltage drops below the overdrive level ( $\mathrm{V}_{\mathrm{CLAMP}} / \mathrm{A}_{\mathrm{VCL}}$ ) the amplifier will return to linear operation. A time delay, known as the Overdrive Recovery Time, is required for this resumption of linear operation. The plots of "Unclamped Performance" and "Clamped Performance" highlight the HFA1130's subnanosecond recovery time. The difference between the unclamped and clamped propagation delays is the overdrive recovery time. The appropriate propagation delays are 4.0ns for the unclamped pulse, and 4.8 ns for the clamped ( 2 X overdrive) pulse yielding an overdrive recovery time of 800ps. The measurement uses the $90 \%$ point of the output transition to ensure that linear operation has resumed. Note: The propagation delay illustrated is dominated by the fixturing. The delta shown is accurate, but the true HFA1130 propagation delay is 500 ps .

## Use of Die in Hybrid Applications

This amplifier is designed with compensation to negate the package parasitics that typically lead to instabilities. As a result, the use of die in hybrid applications results in overcompensated performance due to lower parasitic capacitances. Reducing $R_{F}$ below the recommended values for packaged units will solve the problem. For $A_{V}=+2$ the recommended starting point is $300 \Omega$, while unity gain applications should try $400 \Omega$.

## PC Board Layout

The frequency performance of this amplifier depends a great deal on the amount of care taken in designing the PC board.
The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value chip $(0.1 \mu \mathrm{~F})$ capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Output capacitance, such as that resulting from an improperly terminated transmission line will degrade the frequency response of the amplifier and may cause oscillations. In most cases, the oscillation can be avoided by placing a resistor in series with the output.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input. The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. To this end, it is recommended that the ground plane be removed under traces connected to pin 2, and connections to pin 2 should be kept as short as possible.

An example of a good high frequency layout is the Evaluation Board shown below.

## Evaluation Board

An evaluation board is available for the HFA1130, (Part Number HFA11XXEVAL). Please contact your local sales office for information.

Note: The SOIC version may be evaluated in the DIP board by using a SOIC-to-DIP adapter such as Aries Electronics Part Number 08-350000-10.

The layout and schematic of the board are shown here:


FIGURE 2. BOARD SCHEMATIC

TOP LAYOUT


BOTTOM LAYOUT


Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified


FIGURE 3. SMALL SIGNAL PULSE RESPONSE


FIGURE 4. LARGE SIGNAL PULSE RESPONSE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 5. UNCLAMPED PERFORMANCE


FIGURE 7. NON-INVERTING FREQUENCY RESPONSE


FIGURE 9. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS


TIME (10ns/DIV.)

FIGURE 6. CLAMPED PERFORMANCE


FIGURE 8. INVERTING FREQUENCY RESPONSE


FIGURE 10. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 11. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 15. GAIN FLATNESS


FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 14. -3dB BANDWIDTH vs TEMPERATURE


FIGURE 16. DEVIATION FROM LINEAR PHASE

Typical Performance Curves $\mathrm{V}_{\mathrm{SUPPLY}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 17. OPEN LOOP TRANSIMPEDANCE


FIGURE 19. CLOSED LOOP OUTPUT RESISTANCE


FIGURE 21. 2nd HARMONIC DISTORTION vs Pout


FIGURE 18. SETTLING RESPONSE


FIGURE 20. 3rd ORDER INTERMODULATION INTERCEPT


FIGURE 22. 3rd HARMONIC DISTORTION vs Pout

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 23. OVERSHOOT vs INPUT RISE TIME


FIGURE 25. OVERSHOOT vs FEEDBACK RESISTOR


FIGURE 27. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 24. OVERSHOOT vs INPUT RISE TIME


FIGURE 26. SUPPLY CURRENT vs TEMPERATURE


FIGURE 28. $\mathrm{V}_{10}$ AND BIAS CURRENTS vs TEMPERATURE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 V, R_{F}=510 \Omega, T_{A}=+25^{\circ} \mathrm{C}, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 29. OUTPUT VOLTAGE vs TEMPERATURE


FIGURE 30. INPUT NOISE vs FREQUENCY


FIGURE 31. NON-LINEARITY NEAR CLAMP VOLTAGE

## Die Characteristics

DIE DIMENSIONS:
63 mils $\times 44$ mils $\times 19$ mils
$1600 \mu \mathrm{~m} \times 1130 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu(2\%)/TiW
Thickness: Metal 1: $8 \mathrm{k} \AA ิ \pm 0.4 \mathrm{k} \AA$
Type: Metal 2: ALCu(2\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:

## 52

## SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)

## Metallization Mask Layout



For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

## Rev 4, 1/12



TOP VIEW


SIDE VIEW "A


SIDE VIEW "B"


TYPICAL RECOMMENDED LAND PATTERN

## NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
2. Package length does not include mold flash, protrusions or gate burrs Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( $\mathbf{0 . 0 1 0} \mathrm{inch}$ ) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch ).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Intersil:
HFA1130IBZ

