

### Applications

- [RoHS Compliant, Halogen Free](#) ②
- [Lead-Free \(Qualified up to 260°C Reflow\)](#) ①
- Ideal for High Performance Isolated Converter Primary Switch Socket
- Optimized for Synchronous Rectification
- Low Conduction Losses
- High CdV/dt Immunity
- Low Profile (<0.7mm)
- [Dual Sided Cooling Compatible](#) ①
- [Compatible with existing Surface Mount Techniques](#) ①
- Industrial Qualified

[Applicable DirectFET Outline and Substrate Outline](#) ①

SB	SC			M2	M4		L4	L6	L8	
----	----	--	--	----	----	--	----	----	----	--

### Description

The IRF7749L1TRPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has a footprint smaller than a D²PAK and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when [application note AN-1035](#) is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems.

The IRF7749L1TRPbF is optimized for high frequency switching and synchronous rectification applications. The reduced total losses in the device coupled with the high level of thermal performance enables high efficiency and low temperatures, which are key for system reliability improvements, and makes this device ideal for high performance power converters.

### Ordering Information

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRF7749L1TRPbF	DirectFET Large Can	Tape and Reel	4000	IRF7749L1TRPbF

### Absolute Maximum Ratings

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	60	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited) ④	200	
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited) ④	140	
$I_D$ @ $T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited) ③	33	
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Package Limited) ④	375	
$I_{DM}$	Pulsed Drain Current ⑤	800	
$E_{AS}$	Single Pulse Avalanche Energy ⑥	260	mJ
$I_{AR}$	Avalanche Current ⑤	120	A




Fig 1. Typical On-Resistance vs. Gate Voltage

Notes:

- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.




Fig 2. Typical On-Resistance vs. Drain Current

- ④  $T_C$  measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.035\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 120\text{A}$ .

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.03	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 2\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	1.1	1.50	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 120\text{A}$ ⑦
$V_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	2.9	4.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-10	—	mV/ $^\circ\text{C}$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 48\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	$\text{nA}$	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$g_{\text{fs}}$	Forward Transconductance	280	—	—	S	$V_{\text{DS}} = 10\text{V}, I_D = 120\text{A}$
$Q_g$	Total Gate Charge	—	200	300	nC	
$Q_{\text{gs}1}$	Pre-V <sub>th</sub> Gate-to-Source Charge	—	36	—		$V_{\text{DS}} = 30\text{V}$
$Q_{\text{gs}2}$	Post-V <sub>th</sub> Gate-to-Source Charge	—	12	—		$V_{\text{GS}} = 10\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain Charge	—	71	110		$I_D = 120\text{A}$
$Q_{\text{godr}}$	Gate Charge Overdrive	—	100	—		See Fig. 9
$Q_{\text{sw}}$	Switch Charge ( $Q_{\text{gs}2} + Q_{\text{gd}}$ )	—	83	—	pF	
$Q_{\text{oss}}$	Output Charge	—	67	—		$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
$R_G$	Gate Resistance	—	1.1	—		$\Omega$
$t_{\text{d(on)}}$	Turn-On Delay Time	—	17	—		$V_{\text{DD}} = 30\text{V}, V_{\text{GS}} = 10\text{V}$ ⑦
$t_r$	Rise Time	—	43	—		$I_D = 120\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	78	—	ns	$R_G = 1.8\Omega$
$t_f$	Fall Time	—	39	—		
$C_{\text{iss}}$	Input Capacitance	—	12320	—		$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	1810	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	850	—		$f = 1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	8060	—	ns	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f=1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	1310	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 120\text{V}, f=1.0\text{MHz}$

**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	200	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ⑤	—	—	800		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_s = 120\text{A}, V_{\text{GS}} = 0\text{V}$ ⑦
$t_{\text{rr}}$	Reverse Recovery Time	—	45	68	ns	$T_J = 25^\circ\text{C}, I_F = 120\text{A}, V_{\text{DD}} = 30\text{V}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	78	120	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ⑦

**Notes:**

⑤ Repetitive rating; pulse width limited by max. junction temperature.


⑦ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

**Absolute Maximum Ratings**


	Parameter	Max.	Units
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation ④	125	W
P <sub>D</sub> @ T <sub>C</sub> = 100°C	Power Dissipation ④	63	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation ①	3.3	
T <sub>P</sub>	Peak Soldering Temperature	270	°C
T <sub>J</sub>	Operating Junction and Storage Temperature Range	-55 to + 175	
T <sub>STG</sub>			

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
R <sub>θJA</sub>	Junction-to-Ambient ③	—	45	
R <sub>θJA</sub>	Junction-to-Ambient ⑧	12.5	—	
R <sub>θJA</sub>	Junction-to-Ambient ⑨	20	—	°C/W
R <sub>θJ-Can</sub>	Junction-to-Can ④ ⑩	—	1.2	
R <sub>θJ-PCB</sub>	Junction-to-PCB Mounted	—	0.4	







**Fig 3.** Maximum Effective Transient Thermal Impedance, Junction-to-Case ④**Notes:**






- ③ Surface mounted on 1 in. square Cu board, steady state.
- ④ T<sub>C</sub> measured with thermocouple in contact with top (Drain) of part.
- ⑤ Used double sided cooling, mounting pad with large heatsink.
- ⑥ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑦ R<sub>θ</sub> is measured at T<sub>J</sub> of approximately 90°C.



③ Surface mounted on 1 in. square Cu board (still air).

⑤ Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)

**Fig 4.** Typical Output Characteristics**Fig 5.** Typical Output Characteristics**Fig 6.** Typical Transfer Characteristics**Fig 7.** Normalized On-Resistance vs. Temperature**Fig 8.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 9.** Typical Total Gate Charge vs. Gate-to-Source Voltage

**Fig 10.** Typical Source-Drain Diode Forward Voltage**Fig 11.** Maximum Safe Operating Area**Fig 12.** Maximum Drain Current vs. Case Temperature**Fig 13.** Typical Threshold Voltage vs. Junction Temperature**Fig 14.** Maximum Avalanche Energy Vs. Drain Current




Fig 15. Typical Avalanche Current Vs. Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature



**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
(For further info, see AN-1005)**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{j\max}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{j\max}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 19a, 19b.
  4.  $P_D(\text{ave})$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{j\max}$  (assumed as 25°C in Figure 15, 16).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av}/f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$P_D(\text{ave}) = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$







$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_D(\text{ave}) \cdot t_{av}$$




\*  $V_{GS} = 5V$  for Logic Level Devices

Fig 17. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs


**Fig 18a.** Gate Charge Test Circuit**Fig 18b.** Gate Charge Waveform**Fig 19a.** Unclamped Inductive Test Circuit**Fig 19b.** Unclamped Inductive Waveforms**Fig 20a.** Switching Time Test Circuit**Fig 20b.** Switching Time Waveforms

**DirectFET™ Board Footprint, L8 (Large Size Can).**


Please see [AN-1035](#) for DirectFET assembly details and stencil and substrate design recommendations




Note: For the most current drawing please refer to IR website at <http://www.irf.com/package>

**DirectFET™ Outline Dimension, L8 Outline (LargeSize Can).**Please see [AN-1035](#) for DirectFET assembly details and stencil and substrate design recommendations

CODE	DIMENSIONS			
	Metric	Imperial	MIN	MAX
A	9.05	9.15	0.356	0.360
B	6.85	7.10	0.270	0.280
C	5.90	6.00	0.232	0.236
D	0.55	0.65	0.022	0.026
E	0.58	0.62	0.023	0.024
F	1.18	1.22	0.046	0.048
G	0.98	1.02	0.039	0.040
H	0.73	0.77	0.029	0.030
J	0.38	0.42	0.015	0.017
K	1.35	1.45	0.053	0.057
L	2.55	2.65	0.100	0.104
L1	5.35	5.45	0.211	0.215
M	0.68	0.74	0.027	0.029
P	0.09	0.17	0.003	0.007
R	0.02	0.08	0.001	0.003

**DirectFET™ Part Marking**Note: For the most current drawing please refer to IR website at <http://www.irf.com/package>

## DirectFET™ Tape &amp; Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm  
Std reel quantity is 4000 parts. (ordered as IRF7749L1TRPBF).

REEL DIMENSIONS			
STANDARD OPTION (QTY 4000)			
	METRIC	IMPERIAL	
CODE	MIN	MAX	MIN
A	330.00	N.C.	12.992
B	20.20	N.C.	0.795
C	12.80	13.20	0.504
D	1.50	N.C.	0.059
E	99.00	100.00	3.900
F	N.C.	22.40	N.C.
G	16.40	18.40	0.650
H	15.90	19.40	0.630
			0.760

NOTE: CONTROLLING DIMENSIONS IN MM

CODE	DIMENSIONS		IMPERIAL	
	METRIC	MIN	MAX	MIN
A	11.90	12.10	4.69	0.476
B	3.90	4.10	0.154	0.161
C	15.90	16.30	0.623	0.642
D	7.40	7.60	0.291	0.299
E	7.20	7.40	0.283	0.291
F	9.90	10.10	0.390	0.398
G	1.50	N.C.	0.059	N.C.
H	1.50	1.60	0.059	0.063

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package>

Qualification Information<sup>†</sup>

Qualification level	Industrial <sup>††*</sup>	
Moisture Sensitivity Level	DirectFET	MSL1 (per JEDEC J-STD-020D <sup>†††</sup> )
RoHS Compliant	Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site <http://www.irf.com/product-info/reliability>

<sup>††</sup> Higher qualification ratings may be available should the user have such requirements.  
Please contact your International Rectifier sales representative for further information:  
<http://www.irf.com/whoto-call/salesrep/>

<sup>†††</sup> Applicable version of JEDEC standard at the time of product release.

\* Industrial qualification standards except autoclave test conditions.

## Revision History

Date	Comments
2/13/2013	TR1 option removed and Tape & Reel Info updated accordingly. Hyperlinks added throughout the document

International  
Rectifier

IR WORLD HEADQUARTERS: 101N Sepulveda Blvd, El Segundo, California 90245, USA

To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[International Rectifier:](#)

[IRF7749L1TRPBF](#)