## Low-Voltage, Single Supply, Dual SPST Analog Switches

ISL43120, ISL43121, ISL43122
The Intersil ISL43120, ISL43121 and ISL43122 devices are precision, bidirectional, dual analog SPST switches designed to operate from a single +2.7 V to +12 V supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption ( $5 \mu \mathrm{~W}$ ), low leakage currents (100pA max) and fast switching speeds ( $\mathrm{t}_{\mathrm{ON}}=28 \mathrm{~ns}$, $t_{\text {OFF }}=20 n s$ ). Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to "mux-in" additional functionality while reducing ASIC design risk. Some of the smallest packages are available, alleviating board space limitations and making Intersil's newest line of low-voltage switches an ideal solution.

The ISL43120, ISL43121, ISL43122 are dual single-pole/single-throw (SPST) devices. The ISL43120 has two normally open (NO) switches; the ISL43121 has two normally closed (NC) switches; the ISL43122 has one NO and one NC switch and can be used as an SPDT.
table 1. features at a glance

|  | ISL43120 | ISL43121 | ISL43122 |
| :---: | :---: | :---: | :---: |
| SW 1/SW 2 | NO/NO | NC/NC | NO/NC |
| 3.3 Vr raN | $32 \Omega$ | $32 \Omega$ | $32 \Omega$ |
| $3.3 \mathrm{~V}_{\mathrm{ON}} / \mathrm{t}_{\text {OFF }}$ | 40ns/20ns | 40ns/20ns | 40ns/20ns |
| 5 Vron | $19 \Omega$ | $19 \Omega$ | $19 \Omega$ |
| $5 \mathrm{~V}_{\text {ON }} / \mathrm{t}_{\text {OFF }}$ | 28ns/20ns | 28ns/20ns | 28ns/20ns |
| 12 V ron | $11 \Omega$ | $11 \Omega$ | $11 \Omega$ |
| $12 \mathrm{~V} \mathrm{t}_{\text {ON }} / \mathrm{t}_{\text {OFF }}$ | $25 n s / 17 \mathrm{~ns}$ | $25 \mathrm{~ns} / 17 \mathrm{~ns}$ | $25 \mathrm{~ns} / 17 \mathrm{~ns}$ |
| Packages | 8 Ld SOT-23 |  |  |

## Related Literature

- TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- AN557"Recommended Test Procedures for Analog Switches"
- TB401"Using the ISL43120 SPST Switch in a Multi-Phase PWM Power Application"


## Features

- Fully specified at $12 \mathrm{~V}, 5 \mathrm{~V}$, and 3.3 V supplies for $10 \%$ tolerances
- ON-resistance (ron) $19 \Omega$
- ron matching between channels . . . . . . . . . . . . . . . . . . . . . . $<1 \Omega$
- Low charge injection.

5pC (Max)

- Single supply operation +2.7 V to +12 V

- Low leakage current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10nA
- Fast switching action
- $\mathrm{t}_{\mathrm{ON}}$. 28ns
- toff 20ns
- Guaranteed break-before-make (ISL43122 only)
- Minimum 2000V ESD protection per method 3015.7
- TTL, CMOS compatible
- Available in SOT-23 packaging
- Pb-free (RoHS Compliant)


## Applications

- Battery-powered, handheld and portable equipment
- Cellular/mobile phones
- Pagers
- Laptops, notebooks, palmtops
- Communications systems
- Radios, ADSL Modems
- PBX, PABX
- Test and measurement equipment
- Ultrasound
- Computerized Tomography (CT) Scanner
- Magnetic Resonance Image (MRI)
- Position Emission Tomography (PET) Scanner
- Electrocardiograph
- Heads-up displays
- Audio and video switching
- Various circuits
- +3V/+5V DACs and ADCs
- Sample and hold circuits
- Digital filters
- Operational amplifier gain switching networks
- High frequency analog switching
- High speed multiplexing
- Integrator reset circuits


## Ordering Information

| PART NUMBER <br> (Notes 1, 2, $\underline{3}$ ) | PART MARKING | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE <br> (RoHS Compliant) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISL43120IHZ-T | 1202 (Note 4) | -40 to +85 | 8 Ld SOT-23 | P8.064 |
| ISL43121IHZ-T | 1212 (Note 4) | -40 to +85 | 8 Ld SOT-23 | P8.064 |
| ISL43122IHZ-T | 122 Z (Note 4) | -40 to +85 | 8 Ld SOT-23 | P8.064 |

NOTES:

1. Please refer to TB 347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see product information page for ISL43120, ISL43121, ISL43122. For more information on MSL, please see tech brief TB363.
4. The part marking is located on the bottom of the part.

## Pin Configurations (Note5)



ISL43121
(8 LD SOT-23) TOP VIEW


ISL43122
(8 LD SOT-23) TOP VIEW


NOTE:
5. Switches Shown for Logic "0" Input.

## Truth Table

| IN1 | ISL43120 |  | ISL43121 |  | ISL43122 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IN2 | NO1 | NO2 | NC1 | NC2 | NO1 |
| 0 | 0 | OFF | OFF | ON | ON | OFF |
| 0 | 1 | OFF | ON | ON | OFF | OFF |
| 1 | 0 | ON | OFF | OFF | ON | OFF |
| 1 | 1 | ON | ON | OFF | OFF | ON |

NOTE: Logic " 0 " $\leq 0.8 \mathrm{~V}$. Logic " 1 " $\geq 2.4 \mathrm{~V}$.

## Pin Descriptions

| ISL43120 <br> PIN NUMBER | ISL43121 <br> PIN NUMBER | ISL43122 <br> PIN NUMBER | PIN NAME |  |
| :---: | :---: | :---: | :--- | :--- |
| 2 | 2 | 2 | V+ | System Power Supply Input (+2.7V to +12V) |
| 6 | 6 | 6 | GND | Ground Connection |
| 3,7 | 3,7 | 3,7 | INx | Digital Control Input |
| 4,8 | 4,8 | 4,8 | COMx | Analog Switch Common Pin |
| 1,5 | 1,6 | 1 | NOx | Analog Switch Normally Open Pin |
|  |  | NCx | Analog Switch Normally Closed Pin |  |

## ISL43120, ISL43121, ISL43122

| Absolute Maximum Ratings |  |
| :---: | :---: |
| V+ to GND | -0.3V to 15V |
| Input Voltages |  |
| IN ( Note 6) . | -0.3 V to ( $(\mathrm{V}+)+0.3 \mathrm{~V})$ |
| NO, NC (Note 6). | -0.3V to ( (V+) + 0.3V) |
| Output Voltages |  |
| COM (Note 6). . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 .3 V to ( (V+) + 0.3V) |  |
| Continuous Current (Any Terminal) | 30 mA |
| Peak Current NO, NC, or COM |  |
| (Pulsed 1ms, 10\% Duty Cycle, Max). . . . . . . . . . . . . . . . . . . . . . . . 40mA |  |
| ESD Rating |  |
| Human Body Model (Per MIL-STD-8 |  |

## Thermal Information

| Thermal Resistance (Typical, Note 7) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| 8 Ld SOT-23 Package. | 215 |
| Maximum Junction Temperature (Plastic Package) | $+150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range. | C to $+150^{\circ} \mathrm{C}$ |
| ree Reflow Profile | see TB493 |

## Recommended Operating Conditions

Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
6. Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
7. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications =5V Supply $\mathrm{V}+=+4.5 \mathrm{~V}$ to +5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ ( (Note 8 ), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN <br> (Notes 9, 10) | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 9, \underline{10}) \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-resistance, ron | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.5 \mathrm{~V}$ <br> (see Figure 5) | 25 | - | 19 | 30 | $\Omega$ |
|  |  | Full | - | 23 | 40 | $\Omega$ |
| $r_{\text {ON }}$ Matching Between Channels, ${ }^{\Delta} r_{\mathrm{ON}}$ | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3.5 \mathrm{~V}$ | 25 | - | 0.8 | 2 | $\Omega$ |
|  |  | Full | - | 1 | 4 | $\Omega$ |
| $\mathrm{r}_{\text {ON }}$ Flatness, $\mathrm{r}_{\text {FLAT(ON }}$ | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 2 \mathrm{~V}, 3 \mathrm{~V}$ | Full | - | 7 | 8 | $\Omega$ |
| NO or NC OFF Leakage Current, $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ or $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}, \mathrm{~V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V}, 1 \mathrm{~V}$ | 25 | -0.1 | 0.01 | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ${ }^{\text {I }}$ COM(OFF) | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 4.5 \mathrm{~V}$ | 25 | -0.1 | - | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, $\mathrm{I}_{\text {COM(ON }}$ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 4.5 \mathrm{~V}$, or Floating | 25 | -0.2 | - | 0.2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ${ }_{\text {ON }}$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V (see Figure 1, Note 11) | 25 | - | 28 | 75 | ns |
|  |  | Full | - | 40 | 150 | ns |
| Turn-OFF Time, ${ }^{\text {toFF }}$ | $\mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3 \mathrm{~V}$ (see Figure 1, Note 11) | 25 | - | 20 | 50 | ns |
|  |  | Full | - | 30 | 100 | ns |
| Break-Before-Make Time Delay (ISL43122 only), $t_{D}$ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}}=\mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3 \mathrm{~V}$ (see Figure 3, Note 11) | Full | 3 | 10 | - | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega$ (see Figure 2, Note 11) | 25 | - | 3 | 5 | pC |
| OFF Isolation | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ (see Figure 4) | 25 | - | 76 | - | dB |
| Crosstalk (Channel-to-Channel) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ (see Figure 6) | 25 | - | -105 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 60 | - | dB |
| NO or NC OFF Capacitance, C ${ }_{\text {OFF }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\text {NC }}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ (see Figure 7) | 25 | - | 8 | - | pF |
| COM OFF Capacitance, $\mathrm{C}_{\text {COM }}$ (OFF) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\text {NC }}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ (see Figure 7) | 25 | - | 8 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\text {COM(ON) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ (see Figure 7) | 25 | - | 21 | - | pF |

## ISL43120, ISL43121, ISL43122

Electrical Specifications - 5V Supply $\mathrm{V}+=+4.5 \mathrm{~V}$ to +5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 8), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{gathered} \text { MIN } \\ \text { (Notes 9, 10) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 9,10) \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range |  | Full | 2.7 | - | 12 | v |
| Positive Supply Current, I+ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}+$, all channels on or off | Full | -1 | 0.0001 | 1 | $\mu \mathrm{A}$ |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.8 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | - | - | v |
| Input Current, $\mathrm{I}_{\text {INH}}$, $\mathrm{l}_{\mathrm{INL}}$ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Electrical Specifications-3.3V Supply $\mathrm{V}+=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ ( (Note 8), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN <br> (Notes 9, 10) | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 9,10) \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-resistance, ron | $\mathrm{V}+=3 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$ | 25 | - | 32 | 50 | $\Omega$ |
|  |  | Full | - | 40 | 60 | $\Omega$ |
| $r_{\text {ON }}$ Matching Between Channels, $\Delta r_{\mathrm{ON}}$ | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$ | 25 | - | 0.8 | 2 | $\Omega$ |
|  |  | Full | - | 1 | 4 | $\Omega$ |
| $\mathrm{r}_{\text {ON }}$ Flatness, $\mathrm{r}_{\text {FLAT(ON }}$ | $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=0.5 \mathrm{~V}, 1 \mathrm{~V}, 1.5 \mathrm{~V}$ | 25 | - | 6 | 8 | $\Omega$ |
|  |  | Full | - | 7 | 12 | $\Omega$ |
| NO or NC OFF Leakage Current, $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ or $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, 1 \mathrm{~V}$ | 25 | -0.1 | 0.01 | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ICOM(OFF) | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 3 \mathrm{~V}$ | 25 | -0.1 | 0.01 | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, $\mathrm{I}_{\text {COM }}$ (ON) | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 3 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 3 \mathrm{~V}$, or floating | 25 | -0.2 | - | 0.2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ${ }^{\text {ON }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3 \mathrm{~V}(\text { (Note 11 }) \end{aligned}$ | 25 | - | 40 | 120 | ns |
|  |  | Full | - | 60 | 200 | ns |
| Turn-OFF Time, ${ }^{\text {toFF }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3 \mathrm{~V}(\underline{\text { Note 11 }}) \end{aligned}$ | 25 | - | 20 | 50 | ns |
|  |  | Full | - | 30 | 120 | ns |
| Break-before-make Time Delay (ISL43122 only), $t_{D}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 3 \mathrm{~V}(\underline{\text { Note 11 }}) \end{aligned}$ | Full | 3 | 20 | - | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega($ Note 11) | 25 | - | 1 | 5 | pC |
| OFF-isolation | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 76 | - | dB |
| Crosstalk (Channel-to-channel) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | -105 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 56 | - | dB |
| NO or NC OFF Capacitance, C ${ }_{\text {OFF }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ | 25 | - | 8 | - | pF |
| COM OFF Capacitance, $\mathrm{C}_{\text {COM(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$ | 25 | - | 8 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\text {COM(ON) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ (See Figure 7) | 25 | - | 21 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$, all channels on or off | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

## ISL43120, ISL43121, ISL43122

Electrical Specifications - 3.3V Supply $\mathrm{V}+=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 8), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN <br> (Notes 9, 10) | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 9,10) \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.8 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | - | - | V |
| Input Current, ${ }_{\text {INH }}$, $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Electrical Specifications-12V Supply $\mathrm{V}+=+10.8 \mathrm{~V}$ to $+13 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ ( $\mathbf{( \text { Note } 8}$ ), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> $\left({ }^{\circ} \mathrm{C}\right)$ | MIN <br> (Notes 9, 10) | TYP | $\begin{gathered} \text { MAX } \\ \text { (Notes 9, 10) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-resistance, ron | $\mathrm{V}+=10.8 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}$ | 25 | - | 11 | 20 | $\Omega$ |
|  |  | Full | - | 15 | 25 | $\Omega$ |
| $\mathrm{r}_{\text {ON }}$ Matching Between Channels, $\Delta \mathrm{r}_{\mathrm{ON}}$ | $\mathrm{V}+=12 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}$ | 25 | - | 0.8 | 2 | $\Omega$ |
|  |  | Full | - | 1 | 4 | $\Omega$ |
| $\mathrm{r}_{\text {ON }}$ Flatness, $\mathrm{r}_{\text {FLAT(ON }}$ | $\mathrm{V}+=12 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V}$ | 25 | - | 1 | 4 | $\Omega$ |
|  |  | Full | - | - | 6 | $\Omega$ |
| NO or NC OFF Leakage Current, $\mathrm{l}_{\mathrm{NO}(\mathrm{OFF})}$ or $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\mathrm{V}+=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=12 \mathrm{~V}, 1 \mathrm{~V}$ | 25 | -0.1 | 0.01 | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, $\mathrm{I}_{\text {COM }}$ (OFF) | $\mathrm{V}+=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=12 \mathrm{~V}, 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 12 \mathrm{~V}$ | 25 | -0.1 | 0.01 | 0.1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, $\mathrm{I}_{\text {COM }}$ (ON) | $\mathrm{V}+=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 12 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 12 \mathrm{~V}$, or floating | 25 | -0.2 | - | 0.2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ${ }_{\text {ON }}$ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 4 V (Note 11) | 25 | - | 25 | 35 | ns |
|  |  | Full | - | 35 | 55 | ns |
| Turn-OFF Time, ${ }_{\text {OFF }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 4 \mathrm{~V} \\ & \text { (Note 11) } \end{aligned}$ | 25 | - | 17 | 30 | ns |
|  |  | Full | - | 26 | 50 | ns |
| Break-before-make Time Delay (ISL43122 only), $\mathrm{t}_{\mathrm{D}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 4 \mathrm{~V} \end{aligned}$ | Full | 0 | 2 |  | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega($ Note 11) | 25 | - | 5 | 15 | pC |
| OFF-isolation | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 76 | - | dB |
| Crosstalk (Channel-to-channel) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | -105 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ | 25 | - | 63 | - | dB |
| NO or NC OFF Capacitance, C ${ }_{\text {OFF }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$ | 25 | - | 8 | - | pF |
| COM OFF Capacitance, $\mathrm{C}_{\text {COM }}$ (OFF) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$ | 25 | - | 8 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\text {COM(ON) }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\text {NC }}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$ (see Figure 7) | 25 | - | 21 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}+=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$, all channels on or off | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Electrical Specifications - 12V Supply $\mathrm{V}+=+10.8 \mathrm{~V}$ to $+13 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ ( ( ote 8 ), unless otherwise specified. Boldface limits apply across the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | MIN <br> (Notes 9, 10) | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 9,10) \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.8 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 4 | - | - | V |
| Input Current, ${ }_{\text {INH }}$, $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}+=13 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}+$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

NOTES:
8. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
9. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
11. Limits established by characterization and are not production tested.

## Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

$$
V_{\text {OUT }}=V_{(N O \text { or } N C)} \frac{R_{L}}{R_{L}+r_{O N}}
$$

FIGURE 1B. TEST CIRCUIT
FIGURE 1. SWITCHING TIMES


FIGURE 2A. MEASUREMENT POINTS


FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION

## Test Circuits and Waveforms (continuad)



FIGURE 3. BREAK-BEFORE-MAKE TIME


FIGURE 4. OFF-ISOLATION TEST CIRCUIT


FIGURE 6. CROSSTALK TEST CIRCUIT


FIGURE 5. ron TEST CIRCUIT


FIGURE 7. CAPACITANCE TEST CIRCUIT

## Detailed Description

The ISL43120, ISL43121, ISL43122 bidirectional dual SPST analog switches offer precise switching capability from a single 2.7 V to 12 V supply with low 0 N -resistance (19 ) and high speed operation ( $\mathrm{t}_{\mathrm{ON}}=28 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}=20 \mathrm{~ns}$ ). The devices are especially well suited to portable battery-powered equipment thanks to the low operating supply voltage (2.7V), low power consumption ( $5 \mu \mathrm{~W}$ ), low leakage currents (100pA max), and the tiny SOT-23 packaging. High frequency applications also benefit from the wide bandwidth, and the very high off-isolation and crosstalk rejection.

## Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents, which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and GND (see Figure 8). To prevent forward biasing these diodes, $\mathrm{V}+$ must be applied before any input signals, and input signal voltages must remain between $V+$ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.
Logic inputs can easily be protected by adding a $1 \mathrm{k} \Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low $\mathrm{r}_{\mathrm{ON}}$ switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1 V below $\mathrm{V}+$ to 1 V above GND. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.


FIGURE 8. OVERVOLTAGE PROTECTION

## Power-Supply Considerations

The ISL43120, ISL43121, ISL43122 construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 13 V maximum supply voltage, the ISL43120, ISL43121, ISL43122 15V maximum supply voltage provides plenty of room for the $10 \%$ tolerance of 12 V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 2.7 V . It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" tables starting on page 3 and "Typical Performance Curves" (starting on page 9) for details.

V+ and GND also power the internal logic and level shifter. The level shifter convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

## Logic-level Thresholds

This switch family is $T \mathrm{TL}$ compatible ( 0.8 V and 2.4 V ) over a supply range of 3 V to 11 V (see Figure 15). At 12 V the $\mathrm{V}_{\mathrm{IH}}$ level is about 2.5 V . This is still below the TTL guaranteed high output minimum level of 2.8 V , but noise margin is reduced. For best results with a 12 V supply, use a logic family the provides a $\mathrm{V}_{\mathrm{OH}}$ greater than 3 V .

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to $\mathrm{V}+$ with a fast transition time minimizes power dissipation.

## High-frequency Performance

In $50 \Omega$ systems, signal response is reasonably flat even past 300 MHz (see Figure 16). Figure 16 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off-isolation is the resistance to this feedthrough, while crosstalk indicates the amount of feedthrough from one switch to another. Figure 17 details the high off-isolation and crosstalk rejection provided by this family. At 10 MHz , off isolation is about 50 dB in $50 \Omega$ systems, decreasing approximately 20 dB per decade as frequency increases. Higher load impedances decrease off isolation and crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

## Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.
Virtually all the analog leakage current comes from the ESD diodes to $\mathrm{V}+$ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the
signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

## Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.



FIGURE 9. ON-RESISTANCE vs SUPPLY VOLTAGE


FIGURE 11. ron MATCH vs SWITCH VOLTAGE


FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE


FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 13. TURN-ON TIME vs SUPPLY VOLTAGE


FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE


FIGURE 14. TURN-OFF TIME vs SUPPLY VOLTAGE


FIGURE 16. FREQUENCY RESPONSE

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ}$, unless otherwise specified. (Continued)


FIGURE 17. CROSSTALK AND OFF-ISOLATION


FIGURE 18. $\pm$ PSRR vs FREQUENCY

## Die Characteristics

## SUBSTRATE POTENTIAL (POWERED UP):

GND

## TRANSISTOR COUNT:

ISL43120: 66
ISL43121: 66
ISL43122: 66

## PROCESS:

Si Gate CMOS

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| May 28, 2015 | FN6033.6 | Added Rev History beginning with Rev 6. <br> Updated entire datasheet applying Intersil's new standards. <br> Updated Ordering information by removing obsolete parts, adding MSL and part marking notes. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support

Small Outline Transistor Plastic Packages (SOT23-8)


P8.064
8 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.036 | 0.057 | 0.90 | 1.45 | - |
| A1 | 0.000 | 0.0059 | 0.00 | 0.15 | - |
| A2 | 0.036 | 0.051 | 0.90 | 1.30 | - |
| b | 0.009 | 0.015 | 0.22 | 0.38 | - |
| b1 | 0.009 | 0.013 | 0.22 | 0.33 |  |
| c | 0.003 | 0.009 | 0.08 | 0.22 | 6 |
| c1 | 0.003 | 0.008 | 0.08 | 0.20 | 6 |
| D | 0.111 | 0.118 | 2.80 | 3.00 | 3 |
| E | 0.103 | 0.118 | 2.60 | 3.00 | - |
| E1 | 0.060 | 0.067 | 1.50 | 1.70 | 3 |
| e | 0.0256 Ref |  | 0.65 Ref |  | - |
| e1 | 0.0768 Ref |  | 1.95 Ref |  | - |
| L | 0.014 | 0.022 | 0.35 | 0.55 | 4 |
| L1 | 0.024 Ref. |  | 0.60 Ref. |  |  |
| L2 | 0.010 Ref. |  | 0.25 Ref. |  |  |
| N | 8 |  | 8 |  | 5 |
| R | 0.004 | - | 0.10 | - |  |
| R1 | 0.004 | 0.010 | 0.10 | 0.25 |  |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 2 9/03
NOTES:

1. Dimensioning and tolerance per ASME Y14.5M-1994.
2. Package conforms to EIAJ SC-74 and JEDEC MO178BA.
3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
4. Footlength $L$ measured at reference to gauge plane.
5. " N " is the number of terminal positions.
6. These Dimensions apply to the flat section of the lead between 0.08 mm and 0.15 mm from the lead tip.
7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Intersil:

