

Data Sheet April 13, 2009 FN6416.3

## Low-Voltage, Single and Dual Supply, 8-to-1 Multiplexer

The Intersil ISL84581 device contains precision, bidirectional, analog switches configured as an 8-to-1 multiplexer/demultiplexer. It was designed to operate from a single  $\pm 2V$  to  $\pm 12V$  single supply or from dual  $\pm 2V$  to  $\pm 6V$  supplies. The device has an inhibit pin to simultaneously open all signal paths.

The ISL84581 has an ON-resistance of  $39\Omega$  with a dual  $\pm 5$ V supply and  $125\Omega$  with a single +3.3V supply. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 0.02nA at +25°C or 0.2nA at +85°C.

All digital inputs have 0.8V to 2.4V logic thresholds, ensuring TTL/CMOS logic compatibility when using a single 3.3V or +5V supply or dual ±5V supplies.

The ISL84581 is a single 8-to-1 multiplexer device. Table 1 summarizes the performance of the part.

**TABLE 1. FEATURES AT A GLANCE** 

CONFIGURATION	SINGLE 8:1 MUX
±5V r <sub>ON</sub>	39Ω
±5V t <sub>ON</sub> /t <sub>OFF</sub>	32ns/18ns
12V r <sub>ON</sub>	32Ω
12V t <sub>ON</sub> /t <sub>OFF</sub>	23ns/15ns
5V r <sub>ON</sub>	65Ω
5V t <sub>ON</sub> /t <sub>OFF</sub>	38ns/19ns
3.3V r <sub>ON</sub>	125Ω
3.3V t <sub>ON</sub> /t <sub>OFF</sub>	70ns/32ns
Package	16 Ld TSSOP, 16 Ld QSOP

#### Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"
- Application Note AN520 "CMOS Analog Multiplexers and Switches; Specifications and Application Considerations."
- Application Note AN1034 "Analog Switch and Multiplexer Applications"

#### Features

<ul> <li>Fully Specified at 3.3V, 5V, ±5V, and 12V Supplies for 10% Tolerances</li> </ul>
• ON-Resistance ( $r_{ON}$ ) Max, $V_S = \pm 4.5V \dots 50\Omega$
• ON-Resistance ( $r_{ON}$ ) Max, $V_S = +3V$
• $r_{ON}$ Matching Between Channels, $V_S = \pm 5V \dots < 2\Omega$
• Low Charge Injection, V <sub>S</sub> = ±5V 1pC (Max)
• Single Supply Operation+2V to +12V
• Dual Supply Operation
• Fast Switching Action (V <sub>S</sub> = +5V)
- t <sub>ON</sub>
- t <sub>OFF</sub> 19ns
Guaranteed Max Off-leakage

- Guaranteed Break-Before-Make
- · TTL, CMOS Compatible
- Pb-free (RoHS Compliant)

#### **Applications**

- · Battery Powered, Handheld, and Portable Equipment
- · Communications Systems
  - Radios
  - Telecom Infrastructure
  - ADSL, VDSL Modems
- Test Equipment
  - Medical Ultrasound
  - Magnetic Resonance Image
  - CT and PET Scanners (MRI)
  - ATE
- Electrocardiograph
- · Audio and Video Signal Routing
- Various Circuits
  - +3V/+5V DACs and ADCs
  - Sample and Hold Circuits
  - Operational Amplifier Gain Switching Networks
  - High Frequency Analog Switching
  - High Speed Multiplexing
  - Integrator Reset Circuits

#### **Pinout**

## ISL84581 (16 LD TSSOP, QSOP) TOP VIEW NO1 1 0 16 V+ NO3 2 0 0 15 NO2 COM 3 14 NO4 NO7 4 0 13 NO0 NO5 5 0 12 NO6 INH 6 LOGIC 11 ADDC V- 7 10 ADDB

NOTE: Switches Shown for Logic "0" Inputs.

#### **Truth Tables**

	ISL84581							
INH	ADDC	ADDB	ADDA	SWITCH ON				
0	0	0	0	NO0				
0	0	0	1	NO1				
0	0	1	0	NO2				
0	0	1	1	NO3				
0	1	0	0	NO4				
0	1	0	1	NO5				
0	1	1	0	NO6				
0	1	1	1	NO7				
1	Х	Х	Х	NONE				

NOTE: Logic "0"  $\leq$ 0.8V. Logic "1"  $\geq$ 2.4V, with V+ between 2.7V and 10V. X = Don't Care.

## Pin Descriptions

PIN	FUNCTION
V+	Positive Power Supply Input
V-	Negative Power Supply Input. Connect to GND for Single Supply Configurations.
GND	Ground Connection
INH	Digital Control Input. Connect to GND for Normal Operation. Connect to V+ to turn all switches off.
ADDx	Address Input Pin
COM	Analog Switch Common Pin
NOx	Analog Switch Normally Open Pin

#### **Ordering Information**

PART NUMBER (Note)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL84581IVZ	84581 IVZ	-40 to +85	16 Ld TSSOP (4.4mm)	M16.173
ISL84581IVZ-T*	84581 IVZ	-40 to +85	16 Ld TSSOP (4.4mm) Tape and Reel	M16.173
ISL84581IAZ	84581 IAZ	-40 to +85	16 Ld QSOP (4.4mm)	M16.15A
ISL84581IAZ-T*	84581 IAZ	-40 to +85	16 Ld QSOP (4.4mm) Tape and Reel	M16.15A

<sup>\*</sup> Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

FN6416.3 April 13, 2009

#### **Absolute Maximum Ratings**

V+ to V-       -0.3V to 15V         V+ to GND       -0.3V to 15V         V- to GND       -15V to 0.3V
Input Voltages
INH, NOx, ADDx (Note 1)0.3 to ((V+) + 0.3V)
Output Voltages
COM (Note 1)0.3 to ((V+) + 0.3V)
Continuous Current (Any Terminal) ±30mA
Peak Current NOx, COM
(Pulsed 1ms, 10% Duty Cycle, Max) ±100mA
ESD Rating
Human Body Model (Per Mil-STD-883, Method 3015.7) >2.5kV

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
16 Ld TSSOP Package	. 110
16 Ld QSOP Package	
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range6	65°C to +150°C
Pb-free Reflow Profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

#### **Operating Conditions**

Temperature Range . . . . . . . . . . . . . . . . -40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 1. Signals on NOx, COM, ADDx, INH exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 2.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

#### **Electrical Specifications ±5V Supply**

Test Conditions:  $V_{SUPPLY} = \pm 4.5 \text{V}$  to  $\pm 5.5 \text{V}$ , GND = 0V,  $V_{INH} = 2.4 \text{V}$ ,  $V_{INL} = 0.8 \text{V}$  (Note 3), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS
ANALOG SWITCH CHARACTERISTICS						
Analog Signal Range, V <sub>ANALOG</sub>	(Note 10)	Full	V-	-	V+	V
ON-Resistance, r <sub>ON</sub>	$V_S = \pm 4.5V$ , $I_{COM} = 2mA$ , $V_{NO} = 3V$ (See Figure 5)	25	-	44	60	Ω
		Full	-	-	80	Ω
$r_{\mbox{ON}}$ Matching Between Channels, $\Delta r_{\mbox{ON}}$	$V_S = \pm 4.5 \text{V}, I_{COM} = 2\text{mA}, V_{NO} = 3\text{V (Note 5)}$	25	-	1.3	4	Ω
		Full	-	-	6	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V_S = \pm 4.5 \text{V}, I_{COM} = 2\text{mA}, V_{NO} = \pm 3 \text{V}, 0.1 \text{V}$	25	-	7.5	9	Ω
	(Note 6)	Full	-	-	12	Ω
NO OFF Leakage Current, I <sub>NO(OFF)</sub>	$V_S = \pm 5.5V$ , $V_{COM} = \pm 4.5V$ , $V_{NO} = \pm 4.5V$ (Note 7)	25	-	0.02	-	nA
,		Full	-	0.2	-	nA
COM OFF Leakage Current, I <sub>COM(OFF)</sub>	$V_S = \pm 5.5V$ , $V_{COM} = \pm 4.5V$ , $V_{NO} = \pm 4.5V$ (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM ON Leakage Current, I <sub>COM(ON)</sub>	$V_S = \pm 5.5 \text{V}, V_{COM} = V_{NO} = \pm 4.5 \text{V} \text{ (Note 7)}$	25	-	0.02	-	nA
		Full	-	0.2	-	nA
DIGITAL INPUT CHARACTERISTICS		-				1
Input Voltage High, V <sub>INHH</sub> , V <sub>ADDH</sub>		Full	2.4	-	-	V
Input Voltage Low, V <sub>INHL</sub> , V <sub>ADDL</sub>		Full	-	-	0.8	V
Input Current, I <sub>ADDH</sub> , I <sub>ADDL</sub> , I <sub>INHH</sub> , I <sub>INHL</sub>	V <sub>S</sub> = ±5.5V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+, (Note 9)	Full	-0.5	-	0.5	μA
DYNAMIC CHARACTERISTICS						1
INHIBIT Turn-ON Time, t <sub>ON</sub>	$V_S = \pm 4.5V$ , $V_{NO} = \pm 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	35	50	ns
	V <sub>IN</sub> = 0 to 3 (See Figure 1, Note 9)	Full	-	-	60	ns
INHIBIT Turn-OFF Time, t <sub>OFF</sub>	$V_S = \pm 4.5V$ , $V_{NO} = \pm 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	22	35	ns
<b>5</b>	V <sub>IN</sub> = 0 to 3 (See Figure 1, Note 9)	Full	-	-	40	ns
Address Transition Time, t <sub>TRANS</sub>	$V_S = \pm 4.5V$ , $V_{NO} = \pm 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	43	60	ns
	V <sub>IN</sub> = 0 to 3 (See Figure 1, Note 9)	Full	-	_	70	ns

intersil FN6416.3 April 13, 2009

#### **Electrical Specifications ±5V Supply**

Test Conditions:  $V_{SUPPLY}$  = ±4.5V to ±5.5V, GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 3), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS
Break-Before-Make Time, t <sub>BBM</sub>	$V_S = \pm 5.5$ V, $V_{NO} = 3$ V, $R_L = 300\Omega$ , $C_L = 35$ pF, $V_{IN} = 0$ to 3V (See Figure 3, Note 9)	Full	2	7	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ $\Omega$ (See Figure 2, Note 9)	25	-	0.3	1	рС
NO OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	3	-	pF
COM OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	21	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	26	-	pF
OFF-Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 100kHz$ , $V_{NOx} = 1V_{RMS}$ (See Figures 4 and 18)	25	-	92	-	dB
POWER SUPPLY CHARACTERISTICS				•		
Power Supply Range	(Note 10)	Full	±2	-	±6	V
Positive Supply Current, I+	$V_S = \pm 5.5V$ , $V_{INH}$ , $V_{ADD} = 0V$ or V+, Switch On or	Full	-7	-	7	μΑ
Negative Supply Current, I-	Off, (Note 9)	Full	-1	-	1	μΑ

#### **Electrical Specifications +12V Supply**

Test Conditions: V+ = +10.8V to +13.2V, GND = 0V,  $V_{INH}$  = 4V,  $V_{INL}$  = 0.8V (Note 3), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS
		( 0)	(140165 4, 0)	111	(140165 4, 0)	UNITS
ANALOG SWITCH CHARACTERISTI	CS	1	1			1
Analog Signal Range, V <sub>ANALOG</sub>	(Note 10)	Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	$V+ = 10.8V$ , $I_{COM} = 1.0mA$ , $V_{NO} = 9V$ (See Figure 5)	25	-	37	45	Ω
		Full	-	-	55	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 10.8V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 9V (Note 5)	25	-	1.2	2	Ω
$\Delta r_{ON}$		Full	-	-	2	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	V+ = 10.8V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 3V, 6V, 9V (Note 6)	Full	-	5	-	Ω
NO OFF Leakage Current, I <sub>NO(OFF)</sub>	V+ = 13.2V, V <sub>COM</sub> = 1V, 12V, V <sub>NO</sub> = 12V, 1V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM OFF Leakage Current,	V+ = 13.2V, V <sub>COM</sub> = 12V, 1V, V <sub>NO</sub> = 1V, 12V (Note 7)	25	-	0.02	-	nA
ICOM(OFF)		Full	-	0.2	-	nA
COM ON Leakage Current, I <sub>COM(ON)</sub>	V+ = 13.2V, V <sub>COM</sub> = 1V, 12V, V <sub>NO</sub> = 1V, 12V, or	25	-	0.02	-	nA
	floating (Note 7)	Full	-	0.2	-	nA
DIGITAL INPUT CHARACTERISTICS	i e e e e e e e e e e e e e e e e e e e					
Input Voltage High, V <sub>INHH</sub> , V <sub>ADDH</sub>		Full	3.7	3.3	-	V
Input Voltage Low, V <sub>INHL</sub> , V <sub>ADDL</sub>		Full	-	2.7	0.8	V
Input Current, I <sub>ADDH</sub> , I <sub>ADDL</sub> , I <sub>INHH</sub> , I <sub>INHL</sub>	V+ = 13.2V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+	Full	-0.5	-	0.5	μΑ
DYNAMIC CHARACTERISTICS						
INHIBIT Turn-ON Time, t <sub>ON</sub>	$V+ = 10.8V$ , $V_{NO} = 10V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	24	40	ns
	V <sub>IN</sub> = 0 to 4 (See Figure 1, Note 9)	Full	-	-	45	ns
INHIBIT Turn-OFF Time, t <sub>OFF</sub>	$V+ = 10.8V$ , $V_{NO} = 10V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	15	30	ns
	V <sub>IN</sub> = 0 to 4 (See Figure 1, Note 9)	Full	-	-	35	ns

FN6416.3 April 13, 2009

#### **Electrical Specifications +12V Supply**

Test Conditions: V+ = +10.8V to +13.2V, GND = 0V,  $V_{INH}$  = 4V,  $V_{INL}$  = 0.8V (Note 3), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS	
Address Transition Time, t <sub>TRANS</sub>	V+ = 10.8V, $V_{NO}$ = 10V, $R_{L}$ = 300Ω, $C_{L}$ = 35pF, $V_{IN}$ = 0 to 4 (See Figure 1, Note 9)	25	-	27	50	ns	
		Full	-	-	55	ns	
Break-Before-Make Time Delay, t <sub>D</sub>	$V+ = 13.2V$ , $R_L = 300\Omega$ , $C_L = 35pF$ , $V_{NO} = 10V$ , $V_{IN} = 0$ to 4 (See Figure 3, Note 9)	Full	2	5	-	ns	
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ (See Figure 2, Note 9)	25	-	2.7	5	рС	
OFF-Isolation	$R_L = 50\Omega$ , $C_L = 15 pF$ , $f = 100 kHz$ (See Figures 4 and 18)	25	-	92	-	dB	
NO OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	3	-	pF	
COM OFF Capacitance, C <sub>COM(OFF)</sub>	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	21	-	pF	
COM ON Capacitance, C <sub>COM(ON)</sub>	f = 1MHz, V <sub>NO</sub> = V <sub>COM</sub> = 0V (See Figure 6)	25	-	26	-	pF	
POWER SUPPLY CHARACTERISTICS							
Power Supply Range	(Note 10)	Full	2	-	12	V	
Positive Supply Current, I+	$V+ = 13.2V$ , $V_{INH}$ , $V_{ADD} = 0V$ or $V+$ , all channels on or off	Full	-7	-	7	μА	

## **Electrical Specifications 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 3), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS
ANALOG SWITCH CHARACTERISTICS	S	"	1		1	ı
Analog Signal Range, V <sub>ANALOG</sub>	(Note 10)	Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	V+ = 4.5V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 3.5V	25	-	81	100	Ω
	(See Figure 5)	Full	-	-	120	Ω
$r_{\mbox{ON}}$ Matching Between Channels, $\Delta r_{\mbox{ON}}$	V+ = 4.5V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 3V (Note 5)	25	-	2.2	4	Ω
		Full	-	-	6	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	V+ = 4.5V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 1V, 2V, 3V (Note 6)	Full	-	11.5	-	Ω
NO OFF Leakage Current, I <sub>NO(OFF)</sub>	V+ = 5.5V, V <sub>COM</sub> = 1V, 4.5V, V <sub>NO</sub> = 4.5V, 1V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM OFF Leakage Current, I <sub>COM(OFF)</sub>	V+ = 5.5V, V <sub>COM</sub> = 1V, 4.5V, V <sub>NO</sub> = 4.5V, 1V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM ON Leakage Current, I <sub>COM(ON)</sub>	V+ = 5.5V, V <sub>COM</sub> = V <sub>NO</sub> = 4.5V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
DIGITAL INPUT CHARACTERISTICS						
Input Voltage High, V <sub>INHH</sub> , V <sub>ADDH</sub>		Full	2.4	-	-	V
Input Voltage Low, V <sub>INHL</sub> , V <sub>ADDL</sub>		Full	-	-	0.8	V
Input Current, I <sub>ADDH</sub> , I <sub>ADDL</sub> , I <sub>INHH</sub> , I <sub>INHL</sub>	V+ = 5.5V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+, (Note 9)	Full	-0.5	-	0.5	μA
DYNAMIC CHARACTERISTICS						•
INHIBIT Turn-ON Time, t <sub>ON</sub>	$V+ = 4.5V$ , $V_{NO} = 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	43	60	ns
	V <sub>IN</sub> = 0 to 3V (see Figure 1, Note 9)	Full	-	-	70	ns

intersil FN6416.3 April 13, 2009

5

## **Electrical Specifications 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 3), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	TYP	MAX (Notes 4, 8)	UNITS		
INHIBIT Turn-OFF Time, t <sub>OFF</sub>	$V+=4.5V, \ V_{\hbox{NO}}=3V, \ R_{\hbox{L}}=300\Omega, \ C_{\hbox{L}}=35p\hbox{F}, \\ V_{\hbox{IN}}=0 \ \mbox{to 3V (see Figure 1, Note 9)}$	25	-	20	35	ns		
		Full	-	-	40	ns		
Address Transition Time, t <sub>TRANS</sub>	$V+ = 4.5V$ , $V_{NO} = 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	51	70	ns		
	V <sub>IN</sub> = 0 to 3V (see Figure 1, Note 9)	Full	-	-	85	ns		
Break-Before-Make Time, t <sub>BBM</sub>	V+ = 5.5V, $V_{NO}$ = 3V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V (see Figure 3, Note 9)	Full	2	9	-	ns		
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ $\Omega$ (see Figure 2, Note 9)	25	-	0.6	1.5	рС		
OFF-Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 100kHz$ , $V_{NOx} = 1V_{RMS}$ (see Figures 4 and 18)	25	-	92	-	dB		
POWER SUPPLY CHARACTERISTICS								
Power Supply Range	(Note 10)	Full	2	-	12	V		
Positive Supply Current, I+	V+ = 5.5V, V- = 0V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+,	Full	-7	-	7	μΑ		
Positive Supply Current, I-	Switch On or Off, (Note 9)	Full	-1	-	1	μΑ		

# 

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	ТҮР	MAX (Notes 4, 8)	UNITS
ANALOG SWITCH CHARACTERISTIC	CS	'	1			•
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	V+ = 3.0V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 1.5V (see Figure 5)	25	-	135	180	Ω
		Full	-	-	200	Ω
r <sub>ON</sub> Matching Between Channels,	V+ = 3.0V, I <sub>COM</sub> = 1.0mA, V <sub>NO</sub> = 1.5V (Note 5)	25	-	3.4	8	Ω
$\Delta r_{ON}$		Full	-	-	10	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V+ = 3.0V$ , $I_{COM} = 1.0$ mA, $V_{NO} = 0.5$ V, 1V, 2V (Note 6)	Full	-	34	-	Ω
NO OFF Leakage Current, I <sub>NO(OFF)</sub>	V+ = 3.6V, V <sub>COM</sub> = 0V, 4.5V, V <sub>NO</sub> = 3V, 1V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM OFF Leakage Current, ICOM(OFF)	$V+ = 3.6V$ , $V_{COM} = 0V$ , 4.5V, $V_{NO} = 3V$ , 1V (Note 7)	25	-	0.02	-	nA
		Full	-	0.2	-	nA
COM ON Leakage Current, I <sub>COM(ON)</sub>	V+ = 3.6V, V <sub>COM</sub> = V <sub>NO</sub> = 3V (Note 7)	25	-	0.02	-	nA
			-	0.2	-	nA
DIGITAL INPUT CHARACTERISTICS						
Input Voltage High, V <sub>INHH</sub> , V <sub>ADDH</sub>		Full	2.4	-	-	V
Input Voltage Low, V <sub>INHL</sub> , V <sub>ADDL</sub>		Full	-	-	0.8	V
Input Current, I <sub>ADDH</sub> , I <sub>ADDL</sub> , I <sub>INHH</sub> , I <sub>INHL</sub>	V+ = 3.6V, V <sub>INH</sub> , V <sub>ADD</sub> = 0V or V+, (Note 9)	Full	-0.5	-	0.5	μА
DYNAMIC CHARACTERISTICS						
INHIBIT Turn-ON Time, t <sub>ON</sub>	V+ = 3.0V, $V_{NO}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0V to 3V (see Figure 1, Note 9)		-	82	100	ns
			-	-	120	ns

intersil FN6416.3 April 13, 2009


Electrical Specifications 3.3V SupplyTest Conditions: V+ = +3.0V to +3.6V, V- = GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V (Note 3), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 4, 8)	ТҮР	MAX (Notes 4, 8)	UNITS	
INHIBIT Turn-OFF Time, t <sub>OFF</sub>	$V+=3.0V,V_{\hbox{NO}}=1.5V,R_{\hbox{L}}=300\Omega,C_{\hbox{L}}=35\hbox{pF},\\ V_{\hbox{IN}}=0V\ \hbox{to}\ 3V\ \hbox{(see Figure 1, Note 9)}$	25	-	37	50	ns	
		Full	-	-	60	ns	
Address Transition Time, t <sub>TRANS</sub>	V+ = 3.0V, $V_{NO}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0V to 3V (see Figure 1, Note 9)	25	-	96	120	ns	
		Full	-	-	145	ns	
Break-Before-Make Time, t <sub>BBM</sub>	V+ = 3.6V, $V_{NO}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0V to 3V (see Figure 3, Note 9)	Full	3	13	-	ns	
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ (see Figure 2, Note 9)	25	-	0.3	1	рС	
OFF-Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 100kHz$ , $V_{NO} = 1V_{RMS}$ (see Figures 4 and 18)	25	-	92	-	dB	
POWER SUPPLY CHARACTERISTICS							
Power Supply Range	(Note 10)	Full	2	-	12	V	


#### NOTES:

- 3.  $V_{IN}$  = Input logic voltage to configure the device in a given state.
- 4. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 5.  $\Delta r_{ON} = r_{ON} (MAX) r_{ON} (MIN)$ .
- 6. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
- 7. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at +25°C.
- 8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 9. Limits established by characterization and are not production tested.
- 10. Limits should be considered typical and are not production tested.

#### Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for other switches.  $C_L$  includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{ON}}$$


FIGURE 1B. INHIBIT t<sub>ON</sub>/t<sub>OFF</sub> TEST CIRCUIT

FIGURE 1A. INHIBIT ton/toff MEASUREMENT POINTS

## Test Circuits and Waveforms (Continued)



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for other switches. C<sub>L</sub> includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{ON}}$ 

FIGURE 1C. ADDRESS trrans MEASUREMENT POINTS

FIGURE 1D. ADDRESS t<sub>TRANS</sub> TEST CIRCUIT

FIGURE 1. SWITCHING TIMES





FIGURE 2A. Q MEASUREMENT POINTS



Repeat test for other switches.

FIGURE 2B. Q TEST CIRCUIT

FIGURE 2. CHARGE INJECTION





FIGURE 3A.  $t_{\mbox{\footnotesize{BBM}}}$  MEASUREMENT POINTS



Repeat test for other switches.  $C_L$  includes fixture and stray capacitance.

FIGURE 3B. t<sub>BBM</sub> TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME

intersil FN6416.3 April 13, 2009

## Test Circuits and Waveforms (Continued)




FIGURE 4. OFF-ISOLATION TEST CIRCUIT




FIGURE 5. ron TEST CIRCUIT




FIGURE 6. CAPACITANCE TEST CIRCUIT

#### **Detailed Description**

The ISL84581 multiplexer offers precise switching capability from bipolar  $\pm 2V$  to  $\pm 6V$  supplies or a single 2V to 12V supply. When powered with dual  $\pm 5V$  supplies the part has low ON-resistance ( $39\Omega$ ) and high speed operation ( $t_{ON} = 38$ ns,  $t_{OFF} = 19$ ns).

It has an inhibit pin to simultaneously open all signal paths.

The device is especially well suited for applications using ±5V supplies. With ±5V supplies the performance (r<sub>ON</sub>, Leakage, Charge Injection, etc.) is best in class.

High frequency applications also benefit from the wide bandwidth and high off-isolation.

#### Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to V- (see Figure 7). To prevent forward biasing these diodes, V+ and V- must be applied before any input signals, and input signal voltages must remain between V+ and V-. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 7). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not applicable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low  $r_{ON}$  switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 7). These additional diodes limit the analog signal from 1V below V+ to 1V above V-. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 7. INPUT OVERVOLTAGE PROTECTION

#### **Power-Supply Considerations**

The ISL84581 construction is typical of most CMOS analog switches, in that it has three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set their analog voltage limits, so there are no connections between the analog signal path and GND. Unlike switches with a 13V maximum supply voltage, the ISL84581 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies (±6V or 12V single supply), as well as room for overshoot and noise spikes.

The part performs equally well when operated with bipolar or single voltage supplies. The minimum recommended supply voltage is 2V single supply or ±2V dual supply. It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specification" tables on page 4 and "Typical Performance Curves" on page 11 for details.

V+ and GND power the internal logic setting the digital switching point of the level shifters. The level shifters convert the logic levels to switched V+ and V- signals to drive the analog switch gate terminals.

#### Logic-Level Thresholds

V+ and GND power the internal logic stages, so V- has no affect on logic thresholds. This ISL84581 is TTL compatible (0.8V and 2.4V) over a V+ supply range of 2.7V to 10V. At 12V the  $V_{IH}$  level is about 3.3V. This is still below the CMOS guaranteed high output minimum level of 4V, but noise margin is reduced. For best results with a 12V supply, use a logic family that provides a  $V_{OH}$  greater than 4V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

#### High-Frequency Performance

In  $50\Omega$  systems, signal response is reasonably flat even past 100MHz (see Figures 16 and 17). Figures 16 and 17 also illustrate that the frequency response is very consistent over varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feed through from a switch's input to its output. Off-isolation is the resistance to this feed through. Figure 18 details the high off isolation of the ISL84581. At 10MHz, off-isolation is about 55dB in  $50\Omega$  systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease off-isolation due to the voltage divider action of the switch OFF impedance and the load impedance.

#### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either

V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and GND.

#### Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified




FIGURE 8. ON-RESISTANCE vs SUPPLY VOLTAGE




FIGURE 9. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE

intersil FN6416.3 April 13, 2009

## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)




FIGURE 12. INHIBIT TURN-ON TIME vs SUPPLY VOLTAGE




FIGURE 13. INHIBIT TURN-OFF TIME vs SUPPLY VOLTAGE




FIGURE 14. ADDRESS TRANS TIME vs SINGLE SUPPLY **VOLTAGE** 




FIGURE 15. ADDRESS TRANS TIME vs DUAL SUPPLY **VOLTAGE** 




FIGURE 16. FREQUENCY RESPONSE





FIGURE 17. FREQUENCY RESPONSE

## **Typical Performance Curves** T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)






FIGURE 19. CHARGE INJECTION vs SWITCH VOLTAGE

#### Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

V-


TRANSISTOR COUNT:

193

PROCESS:

Si Gate CMOS

### Shrink Small Outline Plastic Packages (SSOP) Quarter Size Outline Plastic Packages (QSOP)



#### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions.
   Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm (0.004 inch) total in excess of "B" dimension at maximum material condition.
- 10. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

14

M16.15A


16 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE
(0.150" WIDE BODY)

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.061	0.068	1.55	1.73	-
A1	0.004	0.0098	0.102	0.249	-
A2	0.055	0.061	1.40	1.55	-
В	0.008	0.012	0.20	0.31	9
С	0.0075	0.0098	0.191	0.249	-
D	0.189	0.196	4.80	4.98	3
Е	0.150	0.157	3.81	3.99	4
е	0.025 BSC		0.635 BSC		-
Н	0.230	0.244	5.84	6.20	-
h	0.010	0.016	0.25	0.41	5
L	0.016	0.035	0.41	0.89	6
N	16		1	6	7
α	0°	8°	0°	8°	-

Rev. 2 6/04

intersil FN6416.3
April 13, 2009

#### Thin Shrink Small Outline Plastic Packages (TSSOP)



#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AB, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

15

M16.173
16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.043	-	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.033	0.037	0.85	0.95	-
b	0.0075	0.012	0.19	0.30	9
С	0.0035	0.008	0.09	0.20	-
D	0.193	0.201	4.90	5.10	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65	BSC	-
E	0.246	0.256	6.25	6.50	-
L	0.020	0.028	0.50	0.70	6
N	16		16		7
α	0°	8 <sup>0</sup>	0°	8 <sup>o</sup>	-

Rev. 1 2/02

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## **Intersil**:

ISL84581IAZ ISL84581IAZ-T ISL84581IVZ ISL84581IVZ-T