

3-to-8 Cell Li-ion Battery Pack Monitor

ISL94203

The ISL94203 is a Li-ion battery monitor IC that supports from 3 to 8 series connected cells. It provides full battery monitoring and pack control. The ISL94203 provides automatic shutdown and recovery from out of bounds conditions and automatically controls pack cell balancing.

The ISL94203 is highly configurable as a stand-alone unit, but can be used with an external microcontroller, which communicates to the IC through an I²C interface.

Applications

- · Power tools
- Battery back-up systems
- · E-bikes

Features

- Eight cell voltage monitors support Li-ion CoO₂, Li-ion Mn₂O₄ and Li-ion FePO4 chemistries
- · Stand-alone pack control No microcontroller needed
- Multiple voltage protection options (Each programmable to 4.8V; 12-bit digital value) and selectable overcurrent protection levels
- Programmable detection/recovery times for overvoltage, undervoltage, overcurrent and short circuit conditions
- . Configuration/calibration registers maintained in EEPROM
- · Open battery connect detection
- Integrated charge/discharge FET drive circuitry with built-in charge pump supports high-side N-channel FETs
- Cell balancing uses external FETs with internal state machine or external microcontroller
- Enters low power states after periods of inactivity. Charge or discharge current detection resumes normal scan rates




FIGURE 1. TYPICAL APPLICATION DIAGRAM

Table of Contents

Ordering Information	4
Pin Configuration	4
Pin Descriptions	5
Absolute Maximum Ratings	8
Thermal Information	8
Recommended Operating Conditions	8
Electrical Specifications	
Symbol Table	
Timing Diagrams	
External Temperature Configuration	
Wake-up Timing	. 16
Change in FET Control	
Automatic Temperature Scan	
Discharge Overcurrent/Short-Circuit Monitor	. 19
Charge Overcurrent Monitor	
Functional Description	
Battery Connections	
Power Path	
Pack Configuration	
Operating Modes	
Power-up Operation	
Wake-up Circuit	. 23
Low Power States	
Typical Operating Conditions	
Cell Fail Detection	
Open Wire Detection	
Current and Voltage Monitoring	
Current Monitor	
Current Sense	
Overcurrent and Short-circuit Response (Discharge)	. 29
Overcurrent Response (Charge)	
Voltage, Temperature and Current Scan	
Cell Voltage Monitoring.	
Overvoltage Detection/Response	
Temperature Monitoring/Response	_
Microcontroller Read of Voltages	
Voltage Conversions	
Cell Balance	
Cell Balance in Cascade Mode. μC Control of Cell Balance FETs. Cell Balance FET Drive	. 40
Watchdog Timer	
Power FET Drive	
General I/Os	
·	
Higher Voltage Microcontrollers	
Packs with Fewer than 8 Cells	. 42

PC Board Layout	. 43
QFN Package	. 44
Circuit Diagrams	
EEPROM	. 44
Serial Interface	. 45
Serial Interface Conventions	45
Clock and Data	
Start Condition	45
Stop Condition	
Acknowledge	45
Write Operations	. 45
Read Operations	
Synchronizing Microcontroller Operations with Internal Scan	. 48
Register Protection	. 48
Registers: Summary (EEPROM)	. 49
Registers: Summary (RAM)	. 49
Registers: Detailed (EEPROM)	. 50
Registers: Detailed (RAM)	. 57
Revision History	. 62
About Intersil	. 62
Package Outline Drawing	61


Ordering Information

PART NUMBER (Notes 2, 3)	QUANTITY	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL94203IRTZ	Bulk quantity	94203 IRTZ	-40 to +85	48 Ld TQFN	L48.6x6
ISL94203IRTZ-T7 (Note 1)	1000/reel	94203 IRTZ	-40 to +85	48 Ld TQFN	L48.6x6
ISL94203IRTZ-T (Note 1)	4000/reel	94203 IRTZ	-40 to +85	48 Ld TQFN	L48.6x6
ISL94203EVAL1Z	One	Evaluation Board			

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin
 plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free
 products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL94203. For more information on MSL please see tech brief TB363.

Pin Configuration



Submit Document Feedback 4 intersil FN7626.3 February 11, 2015

Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
1, 3, 5, 7, 9, 11, 13, 15, 17	VC8, VC7, VC6, VC5, VC4, VC3, VC2, VC1, VC0	Battery cell n voltage input. This pin is used to monitor the voltage of this battery cell. The voltage is level shifted to a ground reference and is monitored internally by an ADC converter. VCn connects to the positive terminal of a battery cell (CELLN) and VC(n-1) the negative terminal of CELLN (VSS connects with the negative terminal of CELL1).
2, 4, 6, 8, 10, 12, 14, 16	CB8, CB7, CB6, CB5, CB4, CB3, CB2, CB1	Cell balancing FET control output n. This internal drive circuit controls an external FET used to divert a portion of the current around a cell while the cell is being charged or adds to the current pulled from a cell during discharge in order to perform a cell voltage balancing operation. This function is generally used to reduce the voltage on an individual cell relative to other cells in the pack. The cell balancing FETs are turned on or off by an internal cell balance state machine or an external controller.
18, 28, 29	VSS	Ground . This pin connects to the most negative terminal in the battery string.
19	VREF	Voltage Reference Output. This output provides a 1.8V reference voltage for the internal circuitry and for the external microcontroller.
20, 21	XT1, XT2	Temperature monitor inputs. These pins input the voltage across two external thermistors used to determine the temperature of the cells and or the power FET. When this input drops below the threshold, an external over-temperature condition exists.
22	ТЕМРО	Temperature monitor output control. This pin outputs a voltage to be used in a divider that consists of a fixed resistor and a thermistor. The thermistor is located in close proximity to the cells or the power FET. The TEMPO output is connected internally to the VREF voltage through a PMOS switch only during a measurement of the temperature, otherwise the TEMPO output is off.
23, 30	DNC	Do Not Connect
24	ADDR	Serial Address. This is an address input for an I ² C communication link to allow for two cascaded devices on one bus.
25	SCL	Serial Clock. This is the clock input for an I ² C communication link.
26, 27	SDAI, SDAO	Serial Data. These are the data lines for an I ² C interface. When connected together they form the standard bidirectional interface for the I ² C bus. When separated, they can use separate level shifters for a cascaded operation.
31	ĪNT	Interrupt. This pin goes active low, when there is an external μ C connected to the ISL94203 and μ C communication fails to send a slave byte within a watchdog timer period. This is a CMOS type output.
32	PSD	Pack Shutdown. This pin goes active high, when any cell voltage reaches the OVLO threshold (OVLO flag). Optionally, PSD is also set if there is a voltage differential between any two cells that is greater than a specified limit (CELLF flag) or if there is an open wire condition. This pin can be used for blowing a fuse in the pack or as an interrupt to an external µC.
33	FETSOFF	FETSOFF. This input allows an external microcontroller to turn off both Power FET and CB outputs. This pin should be pulled low when inactive.
34	SD	Shutdown. This output indicates that the ISL94203 detected any failure condition that would result in the DFET turning off. This could be undervoltage, overcurrent, over-temperature, under-temperature, etc. The \overline{SD} pin also goes active if there is any charge overcurrent condition. This is an open drain output.
35	EOC	End-of-Charge. This output indicates that the ISL94203 detected a fully charged condition. This is defined by any cell voltage exceeding an EOC voltage (as defined by an EOC value in EEPROM).
36	RGO	Regulator Output. This is the 2.5V regulator output.
37	CHMON	Charge Monitor. This input monitors the charger connection. When the IC is in the sleep mode, connecting this pin to the charger wakes up the device. When the IC recovers from a charge overcurrent condition, this pin is used to monitor that the charger is removed prior to turning on the power FETs. In a single path configuration, this pin and the LDMON pin connect together.
38	LDMON	Load Monitor. This pin monitors the load connection. When the IC is in the sleep mode, connecting this pin to a load wakes up the device. When the IC recovers from a discharge overcurrent or short circuit condition, this pin is used to monitor that the load is removed prior to turning on the power FETs. In a single path configuration, this pin and the CHMON pin connect together.
39, 40, 41	C3, C2, C1	Charge Pump Capacitor Pins. These external capacitors are used for the charge pump driving the power FETs.

Submit Document Feedback 5 Intersil FN7626.3 February 11, 2015

Pin Descriptions (Continued)

PIN		
NUMBER	SYMBOL	DESCRIPTION
42	DFET	Discharge FET Control. The ISL94203 controls the gate of a discharge FET through this pin. The power FET is an N-Channel device. The FET is turned on by the ISL94203 if all conditions are acceptable. The ISL94203 will turn off the FET in the event of an out of bounds condition. The FET can be turned off by an external microcontroller by writing to the CFET control bit. The CFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out of bounds conditions.
43	VDD	IC Supply Pin. This pin provides the operating voltage for the IC circuitry.
44	PCFET	Precharge FET Control. The ISL94203 controls the gate of a precharge FET through this pin. The power FET is an N-Channel device. The FET is turned on by the ISL94203 if all conditions are acceptable. The ISL94203 will turn off the FET in the event of an out of bounds condition. The FET can be turned off by an external microcontroller by writing to the PCFET control bit. The PCFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out of bounds conditions. Either the PCFET or the CFET turn on, but not both.
45	CFET	Charge FET Control. The ISL94203 controls the gate of a charge FET through this pin. The power FET is an N-Channel device. The FET is turned on by the ISL94203 if all conditions are acceptable. The ISL94203 will turn off the FET in the event of an out of bounds condition. The FET can be turned off by an external microcontroller by writing to the CFET control bit. The CFET output is also turned off by the FETSOFF pin. The FET output cannot be turned on by an external microcontroller if there are any out of bounds conditions. Either the PCFET or the CFET turn on, but not both.
46, 47	CSI2, CSI1	Current Sense Inputs. These pins connect to the ISL94203 current sense circuit. There is an external resistance across which the circuit operates. The sense resistor is typically in the range of $0.2 \text{m}\Omega$ to $5 \text{m}\Omega$.
48	VBATT	Input Level Shifter Supply and Battery pack voltage input. This pin powers the input level shifters and is also used to monitor the voltage of the battery stack. The voltage is internally divided by 32 and connected to an ADC converter through a MUX.
PAD	GND	Thermal Pad. This pad should connect to ground.




FIGURE 2. BLOCK DIAGRAM

Absolute Maximum Ratings (Note 4)

Power Supply Voltage, V_{DD} V_{SS} - 0.5V to V_{SS} + 45.0V Cell Voltage (VC, VBATT)
VCn0.5V to V _{BATT} + 0.5V
VCn - VSS (n = 8)
VCn - VSS (n = 6, 7)0.5V to 36.0V
VCn - VSS (n = 4, 5)0.5V to 27.0V
VCn - VSS (n = 2, 3)0.5V to 17.0V
VCn - VSS (n = 1)0.5V to 7.0V
VCn - VSS (n = 0)0.5V to 3.0V
VCn - VC(n-1) (n = 2 to 12)
VC1 - VC0
Cell Balance Pin Voltages (VCB)
VCBn - VCn-1, n = 1 to 50.5V to 7.0V
VCn - VCBn, n = 6 to 80.5V to 7.0V
Terminal Voltage
ADDR, xT1, xT2, FETSOFF, PSD, INT0.5 to V _{RGO} +0.5V
SCL, SDAI, SDAO, EOC, SD0.5 to 5.5V
CFET, PCFET, C1, C2, C3 V _{DD - 0.5V} to V _{DD} + 15.5V (60V max)
DFET, CHMON, LDMON0.5y to V _{DD} + 15.0V (60V max)
Current Sense Voltage
VBATT, CS1, CS20.5V to V _{DD} +1.0V
VBATT - CS1, VBATT - CS20.5V to +0.5V
CS1 - CS20.5V to +0.5V
ESD Rating
Human Body Model (Tested per JESD22-A114F)2kV
Charged Device Model (Tested per JESD22-C101F) 1kV
Latch-up (Tested per JESD-78D; Class 2, Level A)

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
48 Ld QFN (Notes 5, 6)	28	0.75
Continuous Package Power Dissipation		400mW
Maximum Junction Temperature		+125°C
Storage Temperature Range	5!	5°C to +125°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Temperature Range	40°C to +85°C
Operating Voltage:	
V _{DD}	4V to 36V
VCn-VC(n-1) Specified Range	2.0V to 4.3V
VCn-VC(n-1) Extended Range	1.0V to 4.4V
VCn-VC(n-1) Maximum Range (any cell)	0.5V to 4.8V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. Devices are characterized, but not production tested, at Absolute Maximum Voltages.
- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	TEST CONDITION	MIN (<u>Note 7</u>)	TYP	MAX (Note 7)	UNITS
Power-up Condition – Threshold Rising (Device becomes operational)	V _{PORR1}	V _{DD} minimum voltage at which device operation begins (CFET turns on; CHMON = V _{DD})		6.0		V
	V _{PORR2}	CHMON minimum voltage at which device operation begins (CFET turns on; V _{DD} > 6.0V)		VDD		V
Power-Down Condition – Threshold Falling	V _{PORF}	V _{DD} minimum voltage device remains operational (RGO turns off)		3.0		V
2.5V Regulated Voltage	V _{RGO}	I _{RGO} = 3mA	2.4	2.5	2.6	V
1.8V Reference Voltage	V _{REF}		1.79	1.8	1.81	V
VBATT Input Current - V _{BATT}	I _{VBATT}	Input current; NORMAL/IDLE/DOZE V _{DD} = 33.6V		38	45	μΑ
		Input current; SLEEP/Power-down V _{DD} = 33.6V			1	μΑ

Submit Document Feedback intersil FN7626.3 February 11, 2015

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNITS
V _{DD} Supply Current	I _{VDD1}	Device active (Normal Mode) (No error conditions) CFET, PCFET, DFET = OFF; V _{DD} = 33.6V		310	370	μΑ
	I _{VDD2}	Device active (IDLE mode) (No error conditions) IDLE = 1 CFET, PCFET, DFET = OFF; V _{DD} = 33.6V		215	275	μΑ
	I _{VDD3}	Device active (DOZE mode) (No error conditions) DOZE = 1 CFET, PCFET, DFET = OFF; V _{DD} = 33.6V		210	265	μА
	I _{VDD4}	FET Drive Current (I _{VDD} increase when FETs are on - NORMAL/IDLE/DOZE modes); V _{DD} = 33.6V		215		μΑ
	I _{VDD5}	Device active (SLEEP mode); SLEEP = 1; V_{DD} = 33.6V 0°C to +60°C -40°C to +85°C		13	30 50	μА
	l _{VDD6}	Power-down PDWN = 1; V _{DD} = 33.6V			1	μA
Input Bias Current	ICS1	V _{DD} = V _{BATT} = VCS1 = VCS2 = 33.6V (Normal, Idle, Doze)		10	15	μА
		V _{DD} = V _{BATT} = VCS1 = VCS2 = 33.6V (Sleep, Power-down) 0 °C to +60 °C -40 °C to +85 °C			1 3	μΑ
	ICS2	V _{DD} = V _{BATT} = VCS1 = VCS2 = 33.6V (Normal, Idle, Doze)		10	15	μA
		V _{DD} = V _{BATT} = VCS1 = VCS2 = 33.6V (Sleep, Power-down) 0°C to +60°C -40°C to +85°C			1 3	μΑ
VCn Input Current	I _{VCN}	Cell input leakage current AO2:AO0 = 0000H (NORMAL/IDLE/DOZE; Not sampling cells)	-1		1	μΑ
CBn Input Current	I _{CBN}	Cell Balance pin leakage current (No balance active)	-1		1	μA
TEMPERATURE MONITOR SPECIFICAT	IONS			i.		
External Temperature Accuracy	V _{XT1}	External temperature monitoring error. ADC voltage error when monitoring xT1 input. TGain = 0; (xTn = 0.2V to 0.737V)	-25		15	mV
Internal Temperature Monitor Output (See <u>"Temperature</u> Monitoring/Response" on page 35)	T _{INT25}	[iTB:iT0] ₁₀ *1.8/4095/GAIN GAIN = 2 (TGain bit = 0) Temperature = +25°C		0.276		V
	V _{INTMON}	Change in [iTB:iT0] ₁₀ *1.8/4095/GAIN GAIN = 2 (TGain bit = 0) Temperature = -40°C to +85°C		1.0		mV/°C

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN (<u>Note 7</u>)	TYP	MAX (Note 7)	UNITS
CELL VOLTAGE MONITOR SPECIFICA	TIONS					
Cell Monitor Voltage Accuracy	V _{ADCR}	Relative Cell Measurement Error (Max absolute cell measurement error - Min absolute cell measurement error) $ VCn - VC(n-1) = 2.4V \text{ to } 4.2V; \ 0^{\circ}C \text{ to } +60^{\circ}C \\ VCn - VC(n-1) = 0.1V \text{ to } 4.7V; \ 0^{\circ}C \text{ to } +80^{\circ}C \\ VCn - VC(n-1) = 0.1V \text{ to } 4.7V; \ 40^{\circ}C \text{ to } +85^{\circ}C $		3.0	10 15 30	mV
Cell Monitor Voltage Accuracy	V _{ADC}	Absolute Cell Measurement Error (Cell measurement error compared with voltage at the cell) VCn - VC(n-1) = 2.4V to 4.2V; 0°C to +60°C VCn - VC(n-1) = 0.1V to 4.7V; 0°C to +60°C VCn - VC(n-1) = 0.1V to 4.7V; -40°C to +85°C	-15 -20 -30		15 20 30	mV
V _{BATT} Voltage Accuracy	V _{BATT}	V _{BATT} - [VBB:VB0] ₁₀ *32*1.8/4095; 0°C to +60°C -40°C to +85°C	-200 -270		200 270	mV
CURRENT SENSE AMPLIFIER SPECI	FICATIONS			1		•
Charge Current Threshold	VCCTH	VCS1-VCS2, CHING indicates charge current VCS1 = 26.4V		-100		μV
Discharge Current Threshold	VDCTH	VCS1-VCS2, DCHING indicates discharge current; VCS1 = 26.4V		100		μV
Current Sense Accuracy	VIA1	V _{IA1} = ([ISNSB:ISNS0] ₁₀ *1.8/4095)/5; CHING bit set Gain = 5 VCS1 = 26.4V, VCS2 - VCS1 = + 100mV	97	102	107	mV
	VIA2	V _{IA2} = ([ISNSB:ISNS0] ₁₀ *1.8/4095)/5; DCHING bit set Gain = 5 VCS1 = 26.4V, VCS2 - VCS1 = - 100mV	-107	-102	-97	mV
	VIA3	V _{IA3} = ([ISNSB:ISNS0] ₁₀ *1.8/4095)/50; CHING bit set Gain = 50 VCS1 = 26.4V, VCS2 - VCS1 = + 10mV	8.0	10.0	12.0	mV
	VIA4	V _{IA4} = ([ISNSB:ISNS0] ₁₀ *1.8/4095)/50; DCHING bit set Gain = 50 VCS1 = 26.4V, VCS2 - VCS1 = -10mV	-12.0	-10.0	-8.0	mV
VIA5	VIA5	$V_{IA3} = ([ISNSB:ISNS0]_{10}*1.8/4095)/500;$ CHING bit set Gain = 500 $VCS1 = 26.4V, VCS2 - VCS1 = + 1mV$ $0 °C to +60 °C \\ -40 °C to +85 °C$	0.5 0.4	1.0	1.5 1.6	mV
	VIA6	V _{IA4} = ([ISNSB:ISNS0] ₁₀ *1.8/4095)/500; DCHING bit set. Gain = 500 VCS1=26.4V, VCS2 - VCS1 = -1mV 0°C to +60°C	-1.5	-1.0	-0.5	mV
		0°C to +60°C -40°C to +85°C	-1.5 - 1.6	-1.0	-0.5 - 0.4	m۷

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN (<u>Note 7</u>)	TYP	MAX (Note 7)	UNITS
OVERCURRENT/SHORT CIRCUIT PROT	ECTION SPE	CIFICATIONS				
Discharge Overcurrent Detection	V _{OCD}	V _{OCD} = 4mV [OCD2:0] = 0,0,0	2.6	4	5.4	m۷
Threshold		V _{OCD} = 8mV [OCD2:0] = 0,0,1	6.4	8	9.6	m۷
		V _{OCD} = 16mV [OCD2:0] = 0,1,0	12.8	16	19.2	mV
		V _{OCD} = 24mV [OCD2:0] = 0,1,1	20	25	30	mV
		V _{OCD} = 32mV [OCD2:0] = 1,0,0 (DEFAULT)	26.4	33	39.6	mV
		V _{OCD} = 48mV [OCD2:0] = 1,0,1	42.5	50	57.5	mV
		V _{OCD} = 64mV [OCD2:0] = 1,1,0	60.3	67	73.7	mV
		V _{OCD} = 96mV [OCD2:0] = 1,1,1	90	100	110	mV
Discharge Overcurrent Detection Time	^t OCDT	[OCDTA:OCDT0] = 0A0H (160ms) (DEFAULT) Range: 0ms to 1023ms 1ms/step 0s to 1023s; 1s/step		160		ms
Short Circuit Detection Threshold	V _{SCD}	V _{SCD} = 16mV [SCD2:0] = 0,0,0	10.4	16	21.6	mV
		V _{SCD} = 24mV [SCD2:0] = 0,0,1	18	24	30	mV
		V _{SCD} = 32mV [SCD2:0] = 0,1,0	26	33	40	mV
		V _{SCD} = 48mV [SCD2:0] = 0,1,1	42	49	56	mV
		V _{SCD} = 64mV [SCD2:0] = 1,0,0	60	67	74	mV
		V _{SCD} = 96mV [SCD2:0] = 1,0,1 (DEFAULT)	90	100	110	mV
		V _{SCD} = 128mV [SCD2:0] = 1,1,0	127	134	141	mV
		V _{SCD} = 256mV [SCD2:0] = 1,1,1	249	262	275	mV
Short Circuit Current Detection Time	^t scT	[SCTA:SCT0] = 0C8H (200µs) (DEFAULT) Range: 0µs to 1023µs; 1µs/step 0ms to 1023ms 1ms/step		200		μs
Charge Overcurrent Detection	v _{occ}	V _{OCC} = 1mV [OCC2:0] = 0,0,0	0.2	1	2.1	mV
Threshold		V _{OCC} = 2mV [OCC2:0] = 0,0,1	0.7	2	3.3	mV
		V _{OCC} = 4mV [OCC2:0] = 0,1,0	2.8	4	5.2	mV
		V _{OCC} = 6mV [OCC2:0] = 0,1,1	4.5	6	7.5	mV
		V _{OCC} = 8mV [OCC2:0] = 1,0,0 (DEFAULT)	6.6	8	9.8	mV
		V _{OCC} = 12mV [OCC2:0] = 1,0,1	9.6	12	14.4	mV
		V _{OCC} = 16mV [OCC2:0] = 1,1,0	14.5	17	19.6	mV
		V _{OCC} = 24mV [OCC2:0] = 1,1,1	22.5	25	27.5	mV
Overcurrent Charge Detection Time	tосст	[OCCTA:OCCTO] = 0A0H (160ms) (DEFAULT) Range: 0ms to 1023ms 1ms/step 0s to 1023s; 1s per step		160		ms
Charge Monitor Input Threshold (Falling Edge)	V _{CHMON}	μCCMON bit = "1"; CMON_EN bit = "1"	8.2	8.9	9.8	V
Load Monitor Input Threshold (Rising Edge)	V _{LDMON}	μCLMON bit = "1"; LMON_EN bit = "1"	0.45	0.6	0.75	V
Load Monitor Output Current	I _{LDMON}	μCLMON bit = "1"; LMON_EN bit = "1"		62		μΑ

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITION	MIN (<u>Note 7</u>)	TYP	MAX (<u>Note 7</u>)	UNITS
VOLTAGE PROTECTION SPECIFICATION	IS				<u>'</u>	-1
Overvoltage Lockout Threshold (Rising Edge - Any cell) [VCn-VC(n-1)]	V _{OVLO}	[OVLOB:OVLO0] = 0E80H (4.35V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		4.35		V
Overvoltage Lockout Recovery Threshold - All cells	V _{OVLOR}	Falling edge		V _{OVR}		V
Undervoltage Lockout Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V _{UVLO}	[UVLOB:UVLO0] = 0600H (1.8V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		1.8		V
Undervoltage Lockout Recovery Threshold - All Cells	V _{UVLOR}	Rising edge		V _{UVR}		V
Overvoltage Lockout Detection Time	tovLo	Normal Operating Mode 5 consutive samples over the limit (min = 160ms, max = 192ms)		176		ms
Undervoltage Lockout Detection Time	tuvLo	Normal Operating Mode 5 consecutive samples under the limit (min = 160ms, max = 192ms)		176		ms
Overvoltage Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V _{OV}	[OVLB:OVL0] = 0E2AH (4.25V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		4.25		V
Overvoltage Recovery Voltage (Falling Edge - All cells) [VCn-VC(n-1)]	V _{OVR}	[OVRB:OVRO] = ODD5H (4.15V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		4.15		V
Overvoltage Detection/Release Time	tovT	[OVTA:OVTO] = 201H (1s) (DEFAULT) Range: Oms to 1023ms; 1ms/step Os to 1023s; 1s/step		1		s
Undervoltage Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V _{UV}	[UVLB:UVL0] = 0900H (2.7V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		2.7		V
Undervoltage Recovery Voltage (Rising Edge - All cells) [VCn-VC(n-1)]	V _{UVR}	[UVRB:UVR0] = 0A00H (3.0V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		3.0		V
Undervoltage Detection Time	t _{UVT}	[UVTA:UVT0] = 201H (1s) (DEFAULT) Range: Oms to 1023ms; 1ms/step Os to 1023s; 1s/step		1		S
Undervoltage Release Time	t _{UVTR}	[UVTA:UVT0] = 201H (1s) + 2s (DEFAULT) Range: (0ms to 1023ms) + 2s; 1ms/step (0s to 1023s) + 2s; 1s/step		3		S
Sleep Voltage Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V _{SLL}	[SLLB:SLL0] = 06AAH (2.0V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		2.0		V
Sleep Detection Time	^t SLT	[SLTA:SLT0] = 201H (1s) (DEFAULT) Range: 0ms to 1023ms; 1ms/step 0s to 1023s; 1s/step			s	
Low Voltage Charge Threshold (Falling Edge - Any Cell) [VCn-VC(n-1)]	V _{LVCH}	[LVCHB:LVCH0] = 07AAH (2.3V) (DEFAULT) Range: 12-bit value (0V to 4.8V) Pre-charge if any cell is below this voltage			V	
Low Voltage Charge Threshold Hysteresis	V _{LVCHH}			117		mV

Submit Document Feedback 12 FN7626.3 February 11, 2015

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER SYMBOL		TEST CONDITION	MIN (<u>Note 7</u>)	TYP	MAX (<u>Note 7</u>)	UNITS
End-of-Charge Threshold (Rising Edge - Any cell) [VCn-VC(n-1)]	V _{EOC}	[EOCSB:EOCSO] = 0E00H (4.2V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		4.2		V
End-of-Charge Threshold Hysteresis	V _{EOCH}			117		mV
Sleep Mode Timer	^t SMT	[MOD7:MOD0] = 0DH (off) (DEFAULT) Range: 0s to 255 minutes		90		min
Watchdog Timer	t _{WDT}	[WDT4:WDT0] = 1FH (31s) (DEFAULT) Range: 0s to 31s		31		s
TEMPERATURE PROTECTION SPECIFIC	ATIONS					
Internal Temperature Shutdown Threshold	T _{ITSD}	[IOTSB:IOTS0] = 02D8H		115		°C
Internal Temperature Recovery	T _{ITRCV}	[IOTRB:IOTRO] = 027DH		95		°C
External Temperature Output Voltage	V _{TEMPO}	Voltage output at TEMPO pin (during temperature scan); I _{TEMPO} = 1mA	2.3	2.45	2.6	V
External Temperature Limit Threshold (Hot) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3)	Т _{ХТН}	xTn Hot threshold. Voltage at V _{TEMPI} , xT1 or xT2 = 04B6H TGain = 0 ~+55°C; thermistor = 3.535k Detected by COT, DOT, CBOT bits = 1	xTn Hot threshold. Voltage at V _{TEMPI} , xT1 or xT2 = 04B6H TGain = 0 ~+55°C; thermistor = 3.535k			V
External Temperature Recovery Threshold (Hot) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3)	T _{XTHR}	xTn Hot Recovery Voltage at V _{TEMPI} xT1 or xT2 = 053EH TGain = 0 (~+50°C; thermistor = 4.161k) Detected by COT, DOT, CBOT bits = 0	xT1 or xT2 = 053EH TGain = 0 (~+50°C; thermistor = 4.161k)			V
External Temperature Limit Threshold (Cold) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3)	Т _{ХТС}	xTn Cold Threshold. Voltage at V _{TEMPI} xT1 or xT2 = 0BF2H TGain = 0 (~-10°C; thermistor = 42.5k) Detected by CUT, DUT, CBUT bits		0.672		V
External Temperature Recovery Threshold (Cold) - xT1 or xT2 Charge, Discharge, Cell Balance (see Figure 3)	тхтсн	xTn Cold Recovery Voltage at V _{TEMPI} . xT1 or xT2 = 0A93H TGain = 0 (~5°C; thermistor = 22.02k) Detected by CUT, DUT, CBUT bits		0.595		V
CELL BALANCE SPECIFICATIONS						
Cell Balance FET Gate Drive Current		VC1 to VC5 (current out of pin)	15	25	35	μΑ
		VC6 to VC8 (current into pin)	15	25	35	μΑ
Cell Balance Max Voltage Threshold (Rising Edge - Any cell) [VCMAX]	V _{CBMX}	[CBVUB:CBVU0] = 0E00H (4.2V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		4.2		V
Cell Balance Max Threshold Hysteresis	V _{CBMXH}	117		117		mV
Cell Balance Min Voltage Threshold (Falling Edge - Any cell) [VCMIN]	V _{CBMN}	[CBVLB:CBVL0] = 0A00H (3.0V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		3.0		V
Cell Balance Min Threshold Hysteresis	V _{CBMNH}			117		mV

Submit Document Feedback 13 FN7626.3 February 11, 2015

Electrical Specifications $V_{DD} = 26.4V$, $T_A = -40$ °C to +85 °C, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	PARAMETER SYMBOL TEST CONDITION		MIN (Note 7)	TYP	MAX (Note 7)	UNITS
Cell Balance Max Voltage Delta Threshold (Rising Edge - Any Cell) [VCn-VC(n-1)]	V _{CBDU}	[CBDUB:CBD0] = 06AAH (2.0V) (DEFAULT) Range: 12-bit value (0V to 4.8V)		2.0		V
Cell Balance Max Voltage Delta Threshold Hysteresis	V _{CBDUH}			117		mV
WAKE UP SPECIFICATIONS	I.					
Device CHMON Pin Voltage Threshold (Wake on Charge) (Rising Edge)	V _{WKUP1}	CHMON pin rising edge Device wakes up and sets SLEEP flag LOW	7.0	8.0	9.0	V
Device LDMON Pin Voltage Threshold (Wake on Load) (Falling Edge)	V _{WKUP2}	LDMON pin falling edge Device wakes up and sets SLEEP flag LOW.	0.15	0.4	0.7	V
OPEN WIRE SPECIFICATIONS						
Open Wire Current	low			1.0		mA
Open Wire Detection Threshold	V _{OW1}	VCn-VC(n-1); VCn is open. (n = 2, 3, 4, 5, 6, 7, 8). Open wire detection active on the VCn input.		-0.3		V
	V _{OW2}	VC1-VC0; VC1 is open. Open wire detection active on the VC1 input.		0.4		V
	v _{ow3}	VCO-VSS; VCO is open. Open wire detection active on the VCO input.		1.25		V
FET CONTROL SPECIFICATIONS	1					
DFET Gate Voltage	V _{DFET1}	(ON) 100μA load; V _{DD} = 36V	47	52	57	٧
	V _{DFET2}	(ON) 100μA load; V _{DD} = 6V	8	9	10	٧
	V _{DFET3}	(OFF)		0		٧
CFET Gate Voltage (ON)	V _{CFET1}	(ON) 100μA load; V _{DD} = 36V	47	52	57	٧
	V _{CFET2}	(ON) 100μA load; V _{DD} = 6V	8	9	10	٧
	V _{CFET3}	(OFF)		v_{DD}		٧
PCFET Gate Voltage (ON)	V _{PFET1}	(ON) 100μA load; V _{DD} = 36V	47	52	57	٧
	V _{PFET2}	(ON) 100μA load; V _{DD} = 6V	8	9	10	٧
	V _{PFET3}	(OFF)		V_{DD}		V
FET Turn-Off Current (DFET)	I _{DF(OFF)}		14	15	16	mA
FET Turn-Off Current (CFET)	I _{CF(OFF)}		9	13	17	mA
FET Turn-Off Current (PCFET)	I _{PF(OFF)}		9	13	17	mA
FETSOFF Rising Edge Threshold	V _{FO(IH)}	FETSOFF rising edge threshold. Turn off FETs		1.8		٧
FETSOFF Falling Edge Threshold	V _{FO(IL)}	FETSOFF falling edge threshold. Turn on FETs		1.2		٧
SERIAL INTERFACE CHARACTERISTICS	6 (<u>Note 8</u>)	_				
Input Buffer Low Voltage (SCL, SDA)	V _{IL}	Voltage relative to V _{SS} of the device	-0.3		V _{RGO} x 0.3	V
Input Buffer High Voltage (SCL, SDAI, SDAO)	V _{IH}	Voltage relative to V _{SS} of the device	V _{RGO} x 0.7		V _{RGO} + 0 .	V
Output Buffer Low Voltage (SDA)	V _{OL}	I _{OL} = 1mA			0.4	V
SDA and SCL Input Buffer Hysteresis	1 ² CHYST	Sleep bit = 0	0.05 x V _{RGO}			٧

Submit Document Feedback 14 intersil FN7626.3 February 11, 2015

Electrical Specifications $V_{DD} = 26.4 \text{V}$, $T_A = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, unless otherwise specified. **Boldface specification limits apply across** operating temperature range, -40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$. (Continued)


PARAMETER	PARAMETER SYMBOL TEST CONDITION		MIN (<u>Note 7</u>)	TYP	MAX (Note 7)	UNITS
SCL Clock Frequency	f _{SCL}				400	kHz
Pulse Width Suppression Time at SDA and SCL Inputs	t _{IN}	Any pulse narrower than the max spec is suppressed.			50	ns
SCL Falling Edge to SDA Output Data Valid	t _{AA}	From SCL falling crossing V _{IH} (min), until SDA exits the V _{IL} (max) to V _{IH} (min) window			0.9	μs
Time the Bus Must Be Free Before Start of New Transmission	t _{BUF}	SDA crossing V _{IH} (min) during a STOP condition to SDA crossing V _{IH} (min) during the following START condition	1.3			μs
Clock Low Time	t _{LOW}	Measured at the V _{IL} (max) crossing	1.3			μs
Clock High Time	t _{HIGH}	Measured at the V _{IH} (min) crossing	0.6			μs
Start Condition Setup Time	tsu:sta	SCL rising edge to SDA falling edge, both crossing the V _{IH} (min) level	0.6			μs
Start Condition Hold Time	thd:STA	From SDA falling edge crossing V _{IL} (max) to SCL falling edge crossing V _{IH} (min)	0.6			μs
Input Data Setup Time	t _{SU:DAT}	From SDA exiting the V _{IL} (max) to V _{IH} (min) window to SCL rising edge crossing V _{IL} (min)	100			ns
Input Data Hold Time	t _{HD:DAT}	From SCL falling edge crossing V _{IH} (min) to SDA entering the V _{IL} (max) to V _{IH} (min) window	0		0.9	μs
Stop Condition Setup Time	t _{SU:STO}	From SCL rising edge crossing V _{IH} (min) to SDA rising edge crossing V _{IL} (max)	0.6			μs
Stop Condition Hold Time	t _{HD:STO}	From SDA rising edge to SCL falling edge. Both crossing V _{IH} (min)	0.6			μs
Data Output Hold Time	t _{DH}	From SCL falling edge crossing V _{IL} (max) until SDA enters the V _{IL} (max) to V _{IH} (min) window	0			ns
SDA and SCL Rise Time	t _R	From V _{IL} (max) to V _{IH} (min)			300	ns
SDA and SCL Fall Time	t _F	From V _{IH} (min) to V _{IL} (max)			300	ns
SDA and SCL Bus Pull-up Resistor- Off Chip	R _{OUT}	Maximum is determined by t_R and t_F For C_B = 400pF, max is $2k\Omega \sim 2.5k\Omega$ For C_B = 40pF, max is $15k\Omega \sim 20k\Omega$	1			kΩ
Input Leakage (SCL, SDA)	ILI		-10		10	μΑ
EEPROM Write Cycle Time	t _{WR}	+25°C			30	ms

NOTES:

^{7.} Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Device MIN and/or MAX values are based on temperature limits established by characterization and are not production tested.

^{8.} Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Symbol Table



Timing Diagrams

External Temperature Configuration




FIGURE 3. EXTERNAL TEMPERATURE CONFIGURATION

Wake-up Timing




FIGURE 4. WAKE-UP TIMING (FROM SLEEP)




FIGURE 5. POWER-UP TIMING (FROM POWER UP/SHUTDOWN)

Change in FET Control




FIGURE 6. I²C FET CONTROL TIMING




FIGURE 7. FETSOFF FET CONTROL TIMING

Automatic Temperature Scan




FIGURE 8. AUTOMATIC TEMPERATURE SCAN

Serial Interface Timing Diagrams

BUS TIMING




FIGURE 9. SERIAL INTERFACE BUS TIMING

Submit Document Feedback 18 intersil FN7626.3 February 11, 2015

Discharge Overcurrent/Short-Circuit Monitor




FIGURE 10. DISCHARGE/SHORT CIRCUIT MONITOR

Charge Overcurrent Monitor

(Assumes NO_OCCR bit is '0')




FIGURE 11. CHARGE OVERCURRENT MONITOR

Functional Description

This IC is intended to be a stand-alone battery pack monitor, so it provides monitor and protection functions without using an external microcontroller.

The part locates the power control FETs on the high side with a built-in charge pump for driving N-Channel FETs. The current sense resistor is also on the high side.

Power is minimized in all areas, with parts of the circuit powered down a majority of the time, to extend battery life. At the same time, the RGO output stays on, so that any connected microcontroller can remain on most of the time.

The ISL94203 includes:

- Input level shifter to enable monitoring of battery stack voltages
- 14-bit ADC converter, with voltage readings trimmed and saved as 12-bit results
- 1.8V voltage reference (0.8% accurate)
- · 2.5V regulator, with the voltage maintained during sleep
- Automatic scan of the cell voltages; overvoltage, undervoltage and sleep voltage monitoring
- · Selectable overcurrent detection settings
 - 8 Discharge overcurrent thresholds
 - 8 Charge overcurrent thresholds
 - 8 Short circuit thresholds
 - 12-bit programmable discharge overcurrent delay time
 - 12-bit programmable charge overcurrent delay time
 - 12-bit programmable short-circuit delay time
- Current sense monitor with gain that provides the ability to read the current sense voltage
- Second external temperature sensor for use in monitoring the pack or power FET temperatures
- EEPROM for storing operating parameters and a user area for general purpose pack information

Battery Connections

Power Path

<u>Figure 12</u> shows the main power path connections for a single charge/discharge path. <u>Figure 13</u> shows the connection for separate charge/discharge paths.




FIGURE 12. SINGLE PATH FET DRIVE/POWER SUPPLY DETAIL

These figures show Schottky diodes on the VDD pin. These are to maintain the voltage on the VDD pin during high current conditions or when the Charge FET is OFF. These are not needed if V_{DD} can be maintained within 0.5V of V_{BATT} .

The CHMON pin connects to the pack pin that receives the charge and the LDMON pin connects to the pack pin that drives the load. For the single path application, these pins can tie together.




FIGURE 13. DUAL PATH FET DRIVE/POWER SUPPLY DETAIL

Pack Configuration

A register in EEPROM (CELLS) identifies the number of cells that are supposed to be present, so the ISL94203 only scans these cells. This register is also used for the cell balance operation. The register contents are a 1:1 representation of the cells connected to the pack. For example, in a 6 cell pack, the value in CELLS is '11100111' (CFH), which indicates that cells 1, 2, 3, 6, 7 and 8 are connected. Also see Figure 14 on page 21.

Submit Document Feedback 20 intersil FN7626.3 February 11, 2015

Battery Cell Connections

Suggested connections for pack configurations varying from 3 cells to 8 cells are shown in Figure 14.


Operating Modes

Power-up Operation

When the ISL94203 first connects to the battery pack, it is unknown which pins connect first or in what order. When the VDD and VSS pins connect, the device enters the power-down state. It remains in this state until a charger is connected. The device will also power up if the CHMON pin is connected to the VDD pin through an outside resistor to simplify the PCB manufacture. It is possible that the pack powers up automatically when the battery

stack is connected due to momentary conduction through the power FET G-S and G-D capacitors.

Once the charger connects (or CHMON connects), the internal power supply turns on. This powers up all internal supplies and starts the state machine. If some cells are not connected, the state machine recognizes this, either through the open wire test (see "Typical Operating Conditions" on page 24) or because the monitored cell voltage reads zero, when the "CELLS" register indicates that there should be a voltage at that pin. If the cell voltages do not read correctly, then the ISL94203 remains in the POR loop until conditions are valid for power-up (It is for this reason that the factory default for the device is 3 Cells. When manufacturing the application board, cells 1, 2 and 8 must be connected to power up. If other cells are connected it is OK, but for the other cells to be monitored, the CELLS register needs to be changed).



NOTE: MULTIPLE CELLS CAN BE CONNECTED IN PARALLEL FIGURE 14. BATTERY CONNECTION OPTIONS

If the inputs all read good during this sequence, then the state machine enters the normal monitor state. In the normal state, if all cell voltages read good and there are no overcurrent or temperature issues and there is no load, the FETs turn on. To determine if there is a load, the device does a load check. This operation waits for about three seconds and then must see no load for two successive load monitor cycles (256ms apart).

During the POR operation, the RAM registers are all reset to default conditions from values saved in the EEPROM.

When the cell voltages drop, the ISL94203 remains on if the VDD voltage remains above 1V and the VRGO voltage is above 2.25V. This is to maintain operation of the device in the event of a short drop in cell voltage due to a pack short circuit condition. In the event of a longer battery stack voltage drop, then the device will return to a power-down condition if V_{DD} drops below a POR threshold of about 3.5V when V_{RGO} is below 2.25V (see Figures 15 and 16).



- ONLY LOOK AT CELLS THAT ARE SPECIFIED IN THE "CELL" REG.
- IF ALL CELL VOLTAGES AND TEMPS ARE OK, DO A LOAD TEST.
- IF THERE ARE ANY ERRORS, KEEP SCANNING VOLTAGES, TEMPERATURES and LOAD AT NORMAL SCAN RATES.




FIGURE 15. POWER ON RESET STATE MACHINE




FIGURE 16. POWER-UP/POWER-DOWN/LOW VOLTAGE WAVEFORMS

Wake-up Circuit

When in a sleep mode, the wake-up circuit detects that the output pin is pulled low (as might be the case when a load is attached to the pack and the FETs are off) or pulled high (as might be the case when the charger is connected and the FETs are off).

The wake-up circuit does not draw significant continuous current from the battery.

Low Power States

In order to minimize power consumption, most circuits are kept off when not being used and items are sampled when possible.

There are five power states in the device (see Figure 17).

NORMAL MODE

This is the normal monitoring/scan mode. In this mode, the device monitors the current continuously and scans the voltages every 32ms. If balancing is called for, then the device activates external balancing components. All necessary circuits are on and unnecessary circuits are off.

During the scan, the ISL94203 draws more current as it activates the input level shifter, the ADC and data processing. Between scans, circuits turn off to minimize power consumption.

IDLE MODE

If there is no current flowing for 0 to 15 minutes (set in the MOD register), then the device enters the IDLE mode. In this mode, voltage scanning slows to every 256ms per scan. The FETs and the LDO remain on. In this mode, the device consumes less current, because there is more time between scans.

When the ISL94203 detects any charge or discharge current, the device exits the IDLE mode and returns to the NORMAL mode of operation.

The device does not automatically enter the IDLE mode if the μ CSCAN bit is set to "1", because the microcontroller is in charge of performing the scan and controlling the operation.

Setting the IDLE bit to "1" forces the device to enter IDLE mode, regardless of current flow. When a μC sets the IDLE bit, the device remains in IDLE, regardless of the timer or the current. Setting the Mode control bits to 0 allows the device to control the mode.

DOZE MODE

While in IDLE mode, if there is no current flowing for another 0 to 16 minutes (same value as the idle timer), the device enters the DOZE Mode, where cell voltage sampling occurs every 512ms. The FETs and the LDO remain on. In this mode, the device consumes less current than IDLE Mode, because there is more time between scans.

When the ISL94203 detects any charge or discharge current, the device exits DOZE mode and returns to the NORMAL mode.

The device does not automatically enter the IDLE mode if the μCSCAN bit is set to "1", because the microcontroller is in charge of performing the scan and controlling the operation.

Setting the DOZE bit forces the device to enter the DOZE mode, regardless of the current flow. When a microcontroller sets the DOZE bit, the device remains in DOZE mode regardless of the timer or the current. Setting the Mode control bits to 0 allows the device to control the mode.

Note: Setting the IDLE/DOZE timer to 0 immediately forces the device into the DOZE Mode when there is no current.

SLEEP MODE

The ISL94203 enters the SLEEP mode when the voltage on the cells drops below the sleep voltage threshold for a period of time, specified by the Sleep Delay Timer. To prevent the device from entering the SLEEP mode by a low voltage on the cells, the Sleep Voltage Level (SLL) register can be set to 0.

The device can also enter the SLEEP mode from the Doze mode, if there has been no detected current for more than the duration of the sleep mode timer (set in the MOD register). In this case, the device remains in DOZE mode until there has been no current for 0 to 240 minutes (with 16 minute steps).

The external microcontroller forces the ISL94203 to enter SLEEP mode by writing to the SLEEP bit (Register 88H). Setting the SLEEP bit forces the SLEEP mode, regardless of the current flow.

Note: If both IDLE/DOZE and SLEEP timers are set to 0, the device immediately goes to sleep. To recover from this condition, apply current to the device or hold the LDMON pin low (or CHMON pin high) and write non-zero values to the registers.

While in the SLEEP mode, everything is off except for the 2.5V regulator and the wake up circuits. The device can be waken by LDMON connection to a load or CHMON connection to a charger.

POWER-DOWN MODE

This mode occurs when the voltage on the pack is too low for proper operation. This occurs when:

- V_{DD} is less than the POR threshold and RGO < 2.25V. This condition occurs if cells discharge over a long period of time.
- V_{DD} is less than 1V and RGO > 2.25V. This condition can occur during a short circuit with minimum capacity cells. The V_{DD} drops out, but the RGO cap maintains the logic supply.
- When any cell voltage is less than the UVLO threshold for more than about 160ms (and UVLOPD = 1).
- If commanded by an external μC.

Recovering out of any low power state brings the ISL94203 into the NORMAL operating mode.

EXCEPTIONS

There is one exception to the normal sequence of mode management. When the microcontroller sets the μ CSCAN bit, the internal scan stops. This means that the device no longer looks for the conditions required for sleep. The external microcontroller needs to manage the modes of operation.

The lower device in a cascaded stack of ISL94203s does not detect current. As such, the device will progress through the power states to SLEEP regardless of the pack current. An external μC needs to set the operating state to IDLE or DOZE to prevent the lower device from going to sleep.




FIGURE 17. ISL94203 POWER STATES

Typical Operating Conditions

<u>Table 1</u> shows some typical device operating parameters.

TABLE 1. TYPICAL OPERATING CONDITIONS

FUNCTION	TYPICAL	UNITS
ADC Resolution	14	Bits
ADC Results Saved (and calibrated)	12	Bits
ADC Conversion Time	10	μs
Overcurrent/Short Circuit Scan Time	Continuous	
Voltage Scan Time (Time per Cell) Includes Settling Time	125	μs
Voltage Protection Scan Rate (Time between scans) Normal Mode; IDLE Mode Doze Mode	32 256 512	ms
Internal Over-temperature Turn-on/Turn-off Delay Time	128	ms
External Temperature Autoscan On Time; TEMPO = 2.5V	0.2	ms
External Temperature Autoscan Off Time; TEMPO = 0V Normal Mode Idle Mode Doze Mode	128 1024 2048	ms
Wake-up Delay from Sleep. Time to Turn On Power FETs Following Load or Charger Connection. All Pack Conditions OK.	140	ms

TABLE 1. TYPICAL OPERATING CONDITIONS (Continued)


FUNCTION	TYPICAL	UNITS
Wake-up Delay from shutdown or initial power-up. Time to turn on power FETs Following Charger Connection. All Pack Conditions OK.	3	sec
Default Idle/Doze Mode Delay Times	10	min
Default Sleep Mode Delay Time	90	min

Cell Fail Detection

The Cell Fail (CELLF) condition indicates that the difference between the highest voltage cell and the lowest voltage cell exceeds a programmed threshold (as specified in the CBDU register). Once detected, the CELLF condition turns off the cell balance FETs and the power FETs, but only if the μCFET bit = "0." Setting the μCFET bit = "1" prevents the power FETs from turning off during a CELLF condition. The microcontroller is then responsible for the power FET control.

An EEPROM bit, CFPSD, when set to "1", enables the PSD activation when the ISL94203 detects a Cell Fail condition. When CELLF = "1" and CFPSD = "1", the power FETs and cell balance FETs turn off, PLUS the PSD output goes active. The pack designer can use the PSD pin output to deactivate the pack by blowing a fuse.

The CELLF function can be disabled by setting the CBDU value to FFFH. In this case, the voltage differential can never exceed the limit. However, disabling the cell fail condition also disables the open wire detection (see "Open Wire Detection" on page 25).



NOTE: THE OPEN WIRE TEST IS RUN ONLY IF THE DEVICE DETECTS THE CELLF CONDITION and THEN ONCE EVERY 32 VOLTAGE SCANS WHILE A CELLF CONDITION EXISTS. EACH CURRENT SOURCE IS TURNED ON SEQUENTIALLY.

FIGURE 18. OPEN WIRE DETECTION

Open Wire Detection

There is a special open battery wire detection function on this device. The most important reason for an open wire detection is to turn off the power FETs if there is an open wire to prevent the cells from being excessively charged or discharged.

Secondarily, the open wire function prevents the operation of cell balancing when there is an open wire. There are two reasons for this. First, if there is an open wire, cell balancing is compromised. Second, when the cell balance turns on the external balancing FET and there is an open wire, excessive voltage may appear on the ISL94203 VCn input pins. Internal clamps and input series resistors prevent damage as a result of short term exposure to higher input voltages.

The open wire feature uses built in circuits to force short pulses of current into or out of the input capacitors (see Figure 18). When there is no open wire, the battery cell itself changes little in response to the open wire test.

The open wire operation is disabled by setting a control bit (DOWD) to "1". When enabled (DOWD = "0"), the ISL94203 performs an open wire test when the CELLF condition exists and then once every 32 voltage scans as long as the CELLF condition remains. A CELLF condition is the first indication that there might be an open wire.


In operation, the open wire circuit pulls (or pushes) 1mA of current sequentially on each VCn input for a period of time. The open wire on-time is programmable by a value in the OWT register. The pulse duration is programmable between 1µs and 512ms. The default values for current and time are 1mA current and 1ms duration. Note: In the absence of a battery cell, 1mA input current, along with an external capacitor of 4.7nF, changes

the voltage of the input to the open wire threshold of -1.4V (relative to the adjacent cell) within 30µs. With the cell present, the voltage will have a negligible change.

Each input has a comparator that detects if the voltage on an input drops more than 1.4V below the voltage of the cell below. Exceptions are VC1 and VC0. For VC1, the circuit looks to see if the voltage drops below 1V. For VC0, the circuit looks to see if the voltage exceeds 1.4V. If any comparator trips, then the device sets an OPEN error flag indicating an Open Wire failure and disables cell balancing. See Figure 19 for sample timing.

With the open wire setting of 1mA, input resistors of $1k\Omega$ create a voltage drop of 1V. This voltage drop, combined with the body diode clamp of the cell balance FET, provides the -1.4V needed to detect an open wire. For this reason and for the increased protection, it is not recommended that smaller input series resistors be used. For example, with a 100Ω input resistor, the voltage across the input resistor drops only 0.1V. This will not allow the input open wire detection hardware to trigger (although the digital detection of open wire still works, the hardware detection automatically turns off the open wire current).

Input resistors larger than $1k\Omega$ may be desired to increase the input filtering. This is allowed in the open wire test, by providing an increase in the detection time (by changing the OWT value.) However, increasing the input resistors can significantly affect measurement accuracy. The ISL94203 has up to $2\mu A$ variation in the input measurement current. This amounts to about 2mV measurement error with 1k resistors (this error has been factory calibrated out). However, $10k\Omega$ resistors can result in up to 20mV measurement errors. To increase the input filtering, the preferred method is to increase the size of the capacitors.



NOTES:

- 9. Voltage drop = $1mA * 1k\Omega = 1V$
- 10. Voltage = V_F of CB5 Balance FET body diode + $(1mA * 1k\Omega)$
- 11. OWPSD bit = 0
- 12. This time is 8s in IDLE and 16s in DOZE
- 13. This 32ms Scan rate increases to 256ms in IDLE and 512ms in DOZE

FIGURE 19. OPEN WIRE TEST TIMING

Depending on the selection of the input filter components, the internal open wire comparators may not detect an open wire condition. This might happen if the input resistor is small. In this case, the body diode of the cell balance FET may clamp the input before it reaches the open wire detection threshold. To overcome this limitation and provide a redundant open wire detection, at the end of the open wire scan, all input voltages are converted to digital values. If any digital value equals OV (minimum) or 4.8V (maximum), the device sets an OPEN error flag indicating an Open Wire failure.

When an open wire condition occurs and the "open wire power shut down" bit (OWPSD) is equal to "0", the ISL94203 turns off all power FETs and the cell balance FETs, but does not set the PSD output. While in this condition, the device continues to operate normally in all other ways (i.e. the cells are scanned and the current monitored. As time passes, the device drops into lower power modes).

When an open wire condition occurs and OWPSD = "1", the OPEN flag is set, the ISL94203 turns off all power FETs and the cell balance FETs and the ISL94203 sets the PSD output port active.

The device can automatically recover from an open wire condition, because the open wire test is still functional, unless the OWPSD bit equals 1 and the PSD pin blows a fuse in the pack. If the open wire test finds that the open wire has been cleared, then OPEN bit is reset and other tests determine whether conditions allow the power FETs to turn back on.

The open wire test hardware has two limitations. First, it depends on the CELLF indicator. If the Cell Balance Maximum Voltage Delta (CBDU) value is set to high (FFFh for example), then the device may never detect a CELLF condition. The second limitation is that the open wire test does not happen immediately. First, a scan must detect a CELLF condition. CELLF detection happens in a maximum of 32ms (normal mode) or in a maximum of 256ms (DOZE mode). Once CELLF is detected, the open wire test occurs on the next scan, 32ms to 256ms later.

Current and Voltage Monitoring

There are two main automatic processes in the ISL94203. The first are the current monitor and overcurrent shutdown circuits. The second are the voltage, temperature and current analog to digital scan circuits.

intersil

Current Monitor

The current monitor is an analog detection circuit that tracks the charge and discharge current and current direction. The current monitor circuit is on all the time, except in sleep and power down modes.

The current monitor compares the voltage across the sense resistor to several different thresholds. These are short circuit (discharge), overcurrent (discharge) and overcurrent (charge). If the measured voltage exceeds the specified limit, for a specified duration of time, the ISL94203 acts to protect the system, as described in the following.

The current monitor also tracks the direction of the current. This is a low level detection and indicates the presence of a charge or discharge current. If either condition is detected, the ISL94203 sets an appropriate flag.

Current Sense

The current sense element is on the high-side of the battery pack.

The current sense circuit has a gain x5, x50 or x500. The sense amplifier allows a very wide range of currents to be monitored. The gain settings allow a sense resistor in the range of $0.3 \text{m}\Omega$ to $5 \text{m}\Omega$. A diagram of the current sense circuit is shown in Figure 20.

There are two parts of the current sense circuit. The first part is a digital current monitor circuit. This circuit allows the current to be tracked by an external microcontroller or computer. The current sense amplifier gain in this current measurement is set by the [CG1:CG0] bits. The 14-bit offset adjusted ADC result of the conversion of the voltage across the current sense resistor is saved to RAM, as well is a 12-bit value that is used for threshold comparisons. The offset adjustment is based on a "factory calibration" value saved in EEPROM.

The digital readouts cover the input voltage ranges shown in Table 2.

TABLE 2. MAXIMUM CURRENT MEASUREMENT RANGE

GAIN SETTING	VOLTAGE RANGE (mV)	CURRENT RANGE (R _{SENSE} = 1mΩ)
5x	-250 to 250	-250A to 250A
50x	-25 to 25	-25A to 25A
500x	-2.5 to 2.5	-2.5A to 2.5A

The second part is the analog current direction, overcurrent and short circuit detect mechanisms. This circuit is on all the time. During the operation of the overcurrent detection circuit, the sense amplifier gain is automatically controlled.




FIGURE 20. BLOCK DIAGRAM FOR OVERCURRENT DETECT AND CURRENT MONITORING

For current direction detection, there is a 2ms digital delay for getting into or out of either direction condition. This means that charge current detection circuit needs to detect an uninterrupted flow of current out of the pack for more than 2ms to indicate a discharge condition. Then, the current detector needs to identify that there is a charge current or no current for a continuous 2ms to remove the discharge condition.

The overvoltage and short circuit detection thresholds are programmable using values in the EEPROM. The discharge overcurrent thresholds are shown in Table 3. The charge overcurrent thresholds are shown in Table 4. The discharge short circuit thresholds are shown in Table 5.

TABLE 3. DISCHARGE OVERCURRENT THRESHOLD VOLTAGES

OCD	THRESHOLD	EQUIVALENT CURRENT (HRESHOLD EQUIVA		T (A)	
SETTING	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ		
000	4	13.3	8	4	2	0.8		
001	8	26.6	16	8	4	1.6		
010	16	53.3	32	16	8	3.2		
011	24	80	48	24	12	4.8		
100	32	106.7	64	32	16	6.4		
101	48	(<u>Note 14</u>)	96	48	24	9.6		
110	64	(<u>Note 14</u>)	(<u>Note 14</u>)	64	32	12.8		
111	96	(<u>Note 14</u>)	(Note 14)	(Note 14)	48	19.2		

NOTE:

 These selections may not be reasonable due to sense resistor power dissipation.

TABLE 4. CHARGE OVERCURRENT THRESHOLD VOLTAGES

осс	THRESHOLD	E	QUIVALEN	T CURRI	ENT (A)	
SETTING	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ
000	1	3.3	2	1	0.5	0.2
001	2	6.7	4	2	1	0.4
010	4	13.3	8	4	2	0.8
011	6	20	12	6	3	1.2
100	8	26.6	16	8	4	1.6
101	12	40	24	12	6	2.4
110	16	53.3	32	16	8	3.2
111	24	80	48	24	12	4.8

TABLE 5. DISCHARGE SHORT CIRCUIT CURRENT THRESHOLD VOLTAGES

DSC	THRESHOLD	EQUIVALENT CUR			NT (A)	
SETTING	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ
000	16	53.3	32	16	8	3.2
001	24	80	48	24	12	4.8
010	32	106.7	64	32	16	6.4
011	48	160	96	48	24	9.6
100	64	213.3	128	64	32	12.8
101	96	(<u>Note 15</u>)	192	96	48	19.2
110	128	(Note 15)	(<u>Note 15</u>)	128	64	25.6
111	256	(<u>Note 15</u>)	(<u>Note 15</u>)	Note	128	51.2

TABLE 5. DISCHARGE SHORT CIRCUIT CURRENT THRESHOLD VOLTAGES (Continued)

DSC	THRESHOLD	EQUIVALENT CURRENT (A)					
SETTING	(mV)	0.3mΩ	0.5mΩ	1mΩ	2mΩ	5mΩ	

NOTE:

15. These selections may not be reasonable due to sense resistor power dissipation. Assumes short circuit FET turn off in 10ms or less.

The Charge and Discharge overcurrent conditions and the Discharge Short circuit condition need to be continuous for a period of time before an overcurrent condition is detected. These times are set by individual 12-bit timers. The timers consist of a 10-bit timer value and a 2-bit scale value (see <u>Table 6</u>).

TABLE 6. CHARGE/DISCHARGE OVERCURRENT/SHORT CIRCUIT DELAY TIMES

[OCCTB:A] [OCDTB:A] [SCTB:A] SCALE VALUE	[OCCT9:0] [OCDT9:0] [SCT9:0] DELAY (10-bit VALUE)
00	0 to 1024µs
01	0 to 1024ms
10	0 to 1024s
11	0 to 1024 minutes

Overcurrent and Short-circuit Detection

The ISL94203 continually monitors current by mirroring the current across a current sense resistor (between the CS1 and CS2 pins) to a resistor to ground.

- A discharge overcurrent condition exists when the voltage across the external sense resistor exceeds the discharge overcurrent threshold, set by the discharge overcurrent threshold bits [OCD2:OCD0], for an overcurrent time delay, set by the discharge overcurrent time out bits [OCDTB:OCDT0]. This condition sets the DOC bit high. The LD_PRSNT bit is also set high at this time. If the μCFET bit is 0, then the power FETs turn off automatically. If the μCFET bit is 1, then the external μC must control the power FETs.
- A charge overcurrent condition exists when the voltage across the external sense resistor exceeds the charge overcurrent threshold, set by the charge overcurrent threshold bits [OCC2:OCC0], for an overcurrent time delay, set by the discharge overcurrent time out bits [OCCTB:OCCT0]. This condition sets the COC bit high. The CH_PRSNT bit is also set high at this time. If the μCFET bit is 0, then the power FETs turn off automatically. If the μCFET bit is 1, then the external μC must control the power FETs.
- A discharge short circuit condition exists when the voltage across the external sense resistor exceeds the discharge short circuit threshold, set by the discharge short circuit threshold bits [SCD2:SCD0], for an overcurrent time delay, set by the discharge short circuit time out bits [SCDTB:SCDT0]. This condition sets the DSC bit high. The LD_PRSNT bit is also set high at this time. The power FETs turn off automatically in a short circuit condition, regardless of the condition of the μCFET bit.

Overcurrent and Short-circuit Response (Discharge)

Once the ISL94203 enters the discharge overcurrent protection or short-circuit protection mode, the ISL94203 begins a load monitor state. In the load monitor state, the ISL94203 waits three seconds and then periodically checks the load by turning on the LDMON output for 0 to 15ms every 256ms. Program the pulse duration with the [LPW3:LPW0] bits in EEPROM.

When turned on, the recovery circuit outputs a small current (~60µA) to flow from the device and into the load. With a load present, the voltage on the LDMON pin is low and the LD_PRSNT bit remains set to "1". When the load rises to a sufficiently high resistance, the voltage on the LDMON pin rises above the LDMON threshold and the LD_PRSNT bit is reset. When the load has been released for a sufficiently long period of time (two successive load sample periods) the ISL94203 recognizes that the conditions are OK and resets the DOC or DSC bits.

If the µCFET bit is 0, then the device automatically re-enables the power FETs by setting the DFET and CFET (or PCFET) bits to "1" (assuming all other conditions are within normal ranges). If the μCFET bit is 1, then the μC must turn on the power FETs.

An external microcontroller can override the automatic load monitoring of the device. It does this by taking control of the load monitor circuit (set the µCLMON bit = "1") and periodically pulsing the LMON EN bit. When the microcontroller detects that LD_PRSNT= "0", the µC sets the CLR_LERR bit to "1" (to clear the error condition and reset the DOC or DSC bit) and sets the DFET and CFET (or PCFET) bits to "1" to turn on the power FETs.


Overcurrent Response (Charge)

Once the ISL94203 enters the charge overcurrent protection mode, the ISL94203 begins a charger monitor state. In the charger monitor state, the ISL94203 periodically checks the charger connection by turning on the CHMON output for Oms to 15ms every 256ms. Program the use duration with the [CPW3:CP0] bits in EEPROM.

When turned on, the recovery circuit checks the voltage on the CHMON pin. With a charger present, the voltage on the CHMON pin is high (>9V) and the CH_PRSNT bit remains set to "1". When the charger connection is removed, the voltage on the CHMON pin falls below the CHMON threshold and the CH_PRSNT bit is reset. When the charger has been released for a sufficiently long period of time (two successive sample periods) the ISL94203 recognizes that the conditions are OK and clears the COC bit.

If the uCFET bit is 0, the device automatically re-enables the power FETs by setting the DFET and CFET (or PCFET) bits to "1" (assuming all other conditions are within normal ranges). If the µCFET bit is 1, then the µC must turn on the power FETs.

An external microcontroller can override the automatic charger monitoring of the device. It does this by taking control of the load monitor circuit (set the µCCMON bit = "1") and periodically pulsing the CMON_EN bit. When the microcontroller detects that CH_PRSNT = "0", the μ C sets the CLR_CERR bit to "1" (to clear the error condition and reset the COC bit) and sets the DFET and CFET (or PCFET) bits to "1" to turn on the power FETs.



NOTES:

- 16. When μ CFET = "1", COC bit is reset when the CLR_CERR is set to "1".
- 17. When uCFET = "0". COC is reset by the ISL94203 when the condition is released

FIGURE 21. CHARGE OVERCURRENT PROTECTION MODE - EVENT DIAGRAM

Microcontroller Overcurrent FET Control Protection

If any of the microcontroller override bits (μ CSCAN, μ CFET, μ CLMON, μ CCMON or μ CBAL) are set to "1" and the microcontroller does not send a valid slave byte to the ISL94203

within the watchdog time out period, then the microcontroller control bits are all reset, the device turns off the power FETs and the balance FETs and the $\overline{\text{INT}}$ output provides a 1µs pulse one time per second.




FIGURE 22. DISCHARGE OVERCURRENT PROTECTION MODE - EVENT DIAGRAM

NOTES:

- 18. When μCFET = "1", CFET, DFET and PCFET are controlled by external μC.
 When μCFET = "0", CFET, DFET and PCFET are controlled automatically by the ISL94203.
- 19. When μ CFET = "1", DOC and DSC bits are reset by setting the CLR_LERR bit. When μ CFET = "0", DOC and DSC are reset by the ISL94203 when the condition is released.
- 20. PCFET turns on if any cell voltage is less than LVCHG threshold. Otherwise CFET turns on.
- 21. DFET does not turn on if any cell is less than the UV threshold, unless the DFODUV bit is set.


Submit Document Feedback

Voltage, Temperature and Current Scan

The voltage scan consists of the monitoring of the digital representation of the current, cell voltages, temperatures, pack voltage and regulator voltage. This scan occurs once every 32ms, 256ms or 512ms (depending on the mode of operation, see Figure 23). The temperature, pack voltage and regulator voltage are scanned only every 4th scan. The open wire is scanned every 32nd scan as long as the CELLF condition exists.

After each measurement scan, the ISL94203 performs an offset adjustment and stores the values in RAM. After the values are stored, the state machine executes compare operations that determine if the pack is operating within limits. See Figure 23 for details on the scan sequence.

During manufacture, Intersil provides calibration values in the EEPROM for each cell voltage reading. When there is a new conversion for a particular voltage, the calibration is applied to the conversion.



CURRENT/VOLTAGE/TEMPERATURE MONITOR (EVERY 4TH CYCLE)




FIGURE 23. CELL VOLTAGE, CURRENT, TEMPERATURE SCANNING

NOTES:

- 22. The open wire test performed every 32 voltage scans, if CELLF = 1, just prior to the scan.
- 23. FETs turn off immediately if there is an error, but they do not turn on until the end of the voltage scan (at "FET update" if everything else is OK). An exception to this is when a device wakes up when connected to a load. In this case, the FETs turn on immediately on wake-up, then a scan begins.
- 24. The voltage scan can be turned off by an external microcontroller by setting the µCSCAN bit. This bit is monitored by the watchdog timer, so if an external microcontroller stops communicating with the ISL94203 for more than the WDT period, this bit is automatically reset and the scan resumes.

Submit Document Feedback 31 intersil FN7626.3 February 11, 2015

Cell Voltage Monitoring

The circuit that monitors the input cell voltage multiples the cell voltage by 3/8. The ADC converts this voltage to a digital value, using a 1.8V internal reference. The ADC produces a calibrated 14-bit value, but only 12 bits are stored in the cell registers (see Figure 24.)

In manufacturing, each cell voltage is calibrated at 3.6V per cell and at +25°C. This calibrated value is used for all subsequent voltage threshold comparisons.

The ISL94203 has two different overvoltage and undervoltage level comparisons, OVLO/UVLO and OV/UV. While both use the ADC converter output values and a digital comparator, the responses are different. The OVLO and UVLO levels are meant to be secondary thresholds above and below the OV and UV thresholds.

UVLO AND OVLO

OVLO and UVLO, because they provide a secondary safety condition, can cause the pack to shut down, either permanently, as is the case of an OVLO when the PSD pin connects to an external fuse; or severely, as is the case of an UVLO when the device powers down and requires connection to a charger to recover.

The OVLO condition can be overridden by setting the OVLO threshold to FFFH or by an external μC setting the $\mu CSCAN$ bit to override the internal automatic scan, then turning on the CFET. However, if the μC takes permanent control of the scan, the μC needs to take over the scan for all cells and all control functions, including comparisons of the cell voltage to OV and UV thresholds, managing time delays and controlling all cell balance functions.

The UVLO response can be overridden by setting the UVLO threshold to 0V. The device can respond to the UVLO condition by entering the power down mode (set UVLOPD in EEPROM to "1")

or by turning off the FETs and setting the UVLO bit (UVLOPD = "0").

When the UVLOPD bit is set to "1" (indicating that the ISL94203 should power down during a UVLO condition) and the $\mu CFET$ bit is set to "1" (indicating that the μC is in control of the FETs), the automatic UVLO control forces a power-down condition, overriding the μC FET control.

The UVLO and OVLO detection both have delays of 5 sample cycles (typically 160ms) to prevent noise generated entry into the mode.

The OVLO and UVLO values are each set by 12-bit values in EEPROM.

The OVLO has a recovery threshold of OVR and UVLO has a recovery threshold of UVR (if the response overrides have been set.) If the response overrides are not set, then the recovery thresholds are usually irrelevant, for example when the UVLO forces the device into a power down condition or the OVLO condition caused a PSD controlled fuse to blow.

UV, OV AND SLEEP

UV, OV and SLP thresholds are set by individual 12-bit values.

UV and OV recovery thresholds are set by individual 12-bit values.

The voltage protection scan occurs once every 32ms in normal operation. If there has been no activity (no charge or discharge current) detected in a programmable period of 1 to 16 minutes, then the scan occurs every 256ms (IDLE Mode). If no charge or discharge condition has been detected in IDLE mode for a the programmable period, then the scan occurs every 512ms.

If an overvoltage, undervoltage or sleep condition is detected and is pending, the scan rate remains unchanged. It can take longer to detect the fault condition in IDLE or DOZE modes. The scan rate is determined by the mode of operation and the mode of operation is determined solely by the time since pack charge/discharge current was detected.




FIGURE 24. BLOCK DIAGRAM OF CELL VOLTAGE CAPTURE

During a scan, each cell is monitored for overvoltage, undervoltage and sleep voltage. The voltage will also be converted to an ADC value and be stored in memory.

If, during the scan, a voltage is outside the set limit, then a timer starts. There is one timer for all of the cells. If the condition remains on any cell or combination of cells for the duration of the time period, an error condition exists. This sets the appropriate flag and notifies the protection circuitry to take action (if automatic action is enabled).

The time out delays for OV, UV and SLEEP are each 12-bit values stored in EEPROM (see Table 7).

TABLE 7. OV, UV, SLEEP DELAY TIMES

SCALE VALUE	DELAY (10-bit VALUE)
00	0 to 1024µs
01	0 to 1024ms
10	0 to 1024s
11	0 to 1024min

The control logic for overvoltage, undervoltage and sleep conditions is shown in <u>Table 7</u> and <u>Figures 25</u> and <u>26</u>.

Overvoltage Detection/Response

The device needs to monitor the voltage on each battery cell (V_{Cn}). If for any cell, [$V_{Cn-VC(n-1)}$] > V_{OV} for a time exceeding t_{OV} , the device sets an OV flag. Then (if μ CFET = 0), the ISL94203 turns the charge FET OFF, by setting the CFET bit to "0". Once the OV flag is set the pack has entered Overcharge protection mode. The status of the discharge FET remains unaffected.

The charge FET remains off until the voltage on the overcharged cell drops back below a recovery level, V_{OVR} , for a recovery time period, t_{OVR} . The t_{OVR} time equals the t_{OV} time.

Note: The detection timer and recovery timer are asynchronous to the voltage threshold. As a result, a setting of 1s can result in a delay time of 1s to 2s, depending on when the OV/OVR is detected. For a setting of 1000ms, the detection time will be within 1ms.

The device further continues to monitor the battery cell voltages and is released from overcharge protection mode when $[V_{Cn-VC(n-1)}]^{<} V_{OVR} \text{ for more than the overcharge release time, for all cells.}$

When the Device is released from overcharge protection mode, the charge FET is automatically switched ON (if μ CFET = 0). When the device returns from overcharge protection mode, the status of the discharge FET remains unaffected.

During charge, if the voltage on any cell exceeds an end of charge threshold (EOCS) then an EOCHG bit is set and the $\overline{\text{EOC}}$




FIGURE 25. OVERVOLTAGE PROTECTION MODE-EVENT DIAGRAM




FIGURE 26. UNDERVOLTAGE PROTECTION MODE-EVENT DIAGRAM

output is pulled low. The EOCHG bit and the EOC output resume normal conditions when the voltage on all cells drops back below the [EOCS - 117mV] threshold.

There is also an overvoltage lockout. When this level is reached, an OVLO bit is set, the PSD output is set and the charge FET or precharge FET is immediately turned off (by setting the CFET or PCFET bit to "0"). The PSD output can be used to blow a fuse to protect the cells in the pack.

If, during an OV condition, the µCFET bit is set to "1", the microcontroller must control both turn off and turn on of the charge and precharge power FETs. This does not apply to the OVLO condition.

The device includes an option to turn the charge FET back on in an overvoltage condition, if there is discharge current flowing out of the pack. This option is set by the CFODOV (CFET ON During Overvoltage) Flag stored in EEPROM. Then, if the discharge

current stops and there is still an overcharge condition on the cell, the device again disables the charge FET.

Undervoltage Detection/Response

If $V_{Cn} < V_{UV}$, for a time exceeding t_{UVT} , the cells are said to be in a over discharge (undervoltage) state. In this condition, the ISL94203 sets a UV bit. If the μ CFET bit is set to "0", the ISL94203 also switches the discharge FET OFF (by setting the DFET bit = "0").

While any cell voltage is less than a low voltage charge threshold and if the PCFETE bit is set, the PCFET output is turned on instead of the CFET output. This enables a precharge condition to limit the charge current to undervoltage cells.

From the undervoltage mode, if the cells recover to above a VUVR level for a time exceeding t_{UVT} plus three seconds, the ISL94203 pulses the LDMON output once every 256ms and looks for the

intersil

absence of a load. The pulses are of programmable duration (0ms to 15ms) using the [LPW3:LPW0] bits. During the pulse period, a small current (\sim 60µA) is output into the load. If there is no load, then the LDMON voltage will be higher than the recovery threshold of 0.6V. When the load has been removed and the cells are above the undervoltage recovery level, the ISL94203 clears the UV bit and (if µCFET = 0) turns on the discharge FET and resumes normal operation.

Note: The t_{UV} detection timer and t_{UVR} recovery timer are asynchronous to the voltage threshold. As a result, a setting of 1s can result in a delay time of 1s to 2s (and a recovery time of 3s to 4s), depending on when the UV/UVR is detected. For a setting of 1000ms, the detection time will be within 1ms.

If any of the cells drop below a sleep threshold (VCn < V_{SLP}) for a period of time (t_{SLT}), the device sets the SLEEP bit and (if μ CFET = 0) the ISL94203 turns off the both FETs (DFET and CFET = "0") and puts the pack into a sleep mode by setting the SLEEP bit to "1". If the μ CFET bit is set, the device does not go to sleep.

There is also an undervoltage lockout condition. This is detected by comparing the cell voltages to a programmable UVLO threshold. When any cell voltage drops below the UVLO threshold and remains below the threshold for 5 voltage scan periods (~160ms), a UVLO bit is set and the $\overline{\text{SD}}$ output pin goes active. If UVLOPD = 0 and μ CFET = 0, the DFET is also turned off. If UVLOPD = 1, then the ISL94203 goes into a power-down state.

If the μ CFET bit is set to "1", the microcontroller must both turn off and turn on the discharge power FETs and control the sleep and power-down conditions.

The device includes an option to turn the discharge FET back on, in an undervoltage condition, if there is a charge current flowing into the pack. This option is set by the DFODUV (DFET ON During Undervoltage) Flag stored in EEPROM. Then, if the charge current stops and there is still an undervoltage condition on the cell, the device again disables the discharge FET.

Temperature Monitoring/Response

As part of the normal voltage scan, the ISL94203 monitors both the temperature of the device and the temperature of two external temperature sensors. External temperature 2 can be used to monitor the temperature of the FETs, instead of the cells, by setting the xT2M bit to "1".

The temperature voltages have two gain settings (the same gain for all temperature inputs). For external temperatures, a TGain bit = 0, sets the gain to 2x (full scale input voltage = 0.9V), see Figure 27A. A TGain bit = 1 and sets the gain to 1x (full scale input voltage = 1.8V). See Figure 27B.

The default temperature gain setting is x2, so the temperature monitoring circuit of Figure 27A is preferred. This configuration has other advantages. The temperature response is more linear and covers a wider temperature range before nearing the limits of the ADC reading.

The internal temperature reading converts from voltage to temperature using <u>Equations 1</u> and <u>2</u>:

TGain = 1
$$\frac{\text{intTemp}(mV) \times 1000}{0.92635} - 273.15 = ICTemp(^{\circ}C)$$
 (EQ. 1)

TGain = 0
$$\frac{\text{intTemp}(mV) \times 1000}{1.8527} - 273.15 = ICTemp(^{\circ}C)$$
 (EQ. 2)

If the temperature of the IC (Internal Temp) goes above a programmed over-temperature threshold, then the ISL94203 sets an over-temp flag (IOT), prevents cell balancing and turns off the FETs.

OVER-TEMPERATURE

If the temperature of either of the external temperature sensors (xT1 or xT2), as determined by an external resistor and thermistor, goes below any of the thresholds (Charge, discharge and cell balance as set by internal EEPROM values), indicating an over-temperature condition, the ISL94203 sets the corresponding over-temp flag.

If the automatic responses are enabled ($\mu\text{CFET}=0$); then if the charge over-temp (COT) or discharge over-temp flag (DOT) flag is set, the corresponding charge or discharge FET is turned off. If the Cell balance over-temp flag (CBOT) is set, the device turns off the balancing outputs and prevents cell balancing while the condition exists.

If the automatic responses are disabled (μ CFET = 1) then the ISL94203 only sets the flags and an external microcontroller responds to the condition.




FIGURE 27. EXTERNAL TEMPERATURE CIRCUITS




FIGURE 28. TEMPERATURE MANAGEMENT STATE MACHINE

An exception to the above occurs if the xT2 sensor is configured as a FET temperature indicator (XT2M = "1"). In this case, the xT2 is not compared to the cell balance temperature thresholds, it is used only for power FET control.

UNDER-TEMPERATURE

If the temperature of either of the external temperature sensors (xT1 or xT2), as determined by an external resistor and thermistor, goes above any of the thresholds (Charge, discharge and cell balance as set by internal EEPROM values), indicating an under-temperature condition, the ISL94203 sets the corresponding under-temperature flag.

If the xT1 automatic responses are enabled (μ CFET = 0); then if the charge under-temperature (CUT) or discharge under-temperature flag (DUT) flag is set the corresponding charge or discharge FET is turned off. If the Cell balance under-temperature flag (CBUT) is set, the device turns off cell balancing outputs and prevents cell balancing.

If the xT2 automatic responses are disabled (μ CFET = 1) then the ISL94203 only sets the flags and an external microcontroller responds to the condition.

An exception to the above occurs if the xT2 sensor is configured as a FET temperature indicator (XT2M = "1"). In this case, the xT2 is not compared to the cell balance temperature thresholds. It is used only for power FET control).

For both xT1 and xT2, when the temperature drops back within a normal operating range, the over- or under-temperature condition is reset.

Microcontroller Read of Voltages

An external microcontroller can read the value of any of the internally monitored voltages independently of the normal voltage scan. To do this requires that the μC first set the $\mu CSCAN$ bit. This stops the internal scan and starts the watchdog timer. If the μC maintains this state, then communication must continue and the μC must manage all voltage and current pack control operations as well as implement the cell balance algorithms. However, if the $\mu CSCAN$ bit remains set for a short period of time, the device continues to monitor voltages and control the pack operation.

Once the μ CSCAN bit is set, the external μ C writes to register 85H to select the desired voltage and to start the ADC conversion (set the ADCSTRT bit to 1 to start an ADC conversion). Once the conversion is complete, the results are read from the ADC registers [ADCD:ADC0]. The result is a 14-bit value. The ADC conversion takes about 100 μ s or the μ C can poll the I^2 C link waiting for an ACK to indicate that the ADC conversion is complete.

If the μ CSCAN bit is set when the ISL94203 internal scan is scheduled, then the internal scan pauses until the μ CSCAN bit is cleared and the internal scan occurs immediately.

Reading an ADC value from the μC requires the following sequence (and time) to complete:

TABLE 8. µC CONTROLLED MEASUREMENT OF INDIVIDUAL VOLTAGES

STEP	OPERATION	NUMBER I ² C CYCLES	TIME AT 400kHz I ² C CLK (ea.) (µs)	TIME (CUMULATIVE) (µs)
1	Set µCSCAN bit	29	72.5	72.5
2	Set voltage and start ADC	29	72.5	145
3	Wait for ADC complete	N/A	110	255
4	Read register AB	29	72.5	327.5
5	Read register AA	29	72.5	410
6	Clear µCSCAN bit	29	100	472.5

To sample more than one time (for averaging,) repeat steps 2 through 5 as many times as desired. However, if this is a continuous operation, care must be taken to monitor other pack functions or to pause long enough for the ISL94203 internal operations to collect data to control the pack. A burst of five measurements takes about 1.8ms.

Voltage Conversions

To convert from the digital value stored in the register to a "real world" voltage, the following conversion equations should be used

The term " ${\rm HEXvalue}_{10}$ " means the Binary to Decimal conversion of the register value.

CELL VOLTAGES

Cell Voltage =
$$\frac{\text{HEXvalue}_{10} \times 1.8 \times 8}{4095 \times 3}$$
 (EQ. 3)

The cell voltage conversion equation is also used to set the voltage thresholds.

PACK CURRENT

Pack Current =
$$\frac{\text{HEXvalue}_{10} \times 1.8}{4095 \times \text{Gain} \times \text{SenseR}}$$
 (EQ. 4)

Gain is the gain setting in register 85H, set by the [CG1:CG0] bits.

Sense R is the sense resistor value in Ohms.

This pack current reading is valid only when the current direction indicators show that there is a charge or discharge current. If the current is too low for the indicators to show current flowing, then use the 14-bit value to estimate the current. See "14-bit Register" on page 38.

TEMPERATURE

Temperature =
$$\frac{\text{HEXvalue}_{10} \times 1.8}{4095}$$
 (EQ. 5)

Equation 5 converts the register value to a voltage, but the temperature then is converted to a temperature depending on the external arrangement of thermistor and resistors. See Section , "Temperature Monitoring/Response," on page 35.

Submit Document Feedback 37 intersil FN7626.3 February 11, 2015

14-BIT REGISTER

If HEXvalue₁₀ is greater than or equal to 8191, then

14-bit value =
$$\frac{(\text{HEXvalue}_{10} - 16384) \times 1.8}{8191}$$
 (EQ. 6)

If $\mbox{HEXvalue}_{10}$ is less than 8191, then

14-bit value =
$$\frac{\text{HEXvalue}_{10} \times 1.8}{8191}$$
 (EQ. 7)

Once the voltage value is obtained, if the measurement is a cell voltage, then the value should be multiplied by 8/3. A temperature value is used "as-is", but the voltage value is converted to temperature by including the external temperature circuits into the conversion.

To determine pack current from this 14-bit value requires the following computations.

First, if both current direction flags show zero current, then the external controller must apply an offset. Measure the 14-bit voltage when there is a pack current of 0. Then subtract this offset from the 14-bit current sense measurement value and take the absolute value of the result. If either of the current direction flags indicate a current, then do not subtract the offset value, but use the 14-bit value directly. In either case, divide the 14-bit voltage value by the current sense gain and the current sense resistor to arrive at the pack current.

Microcontroller FET Control

The external microcontroller can override the device control of the FETs. With the µCFET bit set to "1", the external microcontroller can turn the FETs on or off under all conditions except the following:

- · If there is a discharge short circuit condition, the device turns the FETs off. The external microcontroller is responsible for turning the FETs back on once the short circuit condition clears
- · If there is an internal over-temperature condition, the device turns the FETs off. The external microcontroller is responsible for turning the FETs back on once the temperature returns to within normal operating limits.
- If there is an Overvoltage Lockout condition, the device turns the charge or precharge FETs off. The external microcontroller is responsible for turning the FETs back on, once the OVLO condition clears. This assumes that the PSD output has not blown a fuse to disable the pack.
- . If there is an open wire detection, the device turns the FETs off. The external microcontroller is responsible for turning the FET back on. This assumes that the open wire did not cause the PSD output to blow a fuse to disable the pack.
- . If the FETSOFF input is HIGH, the FETs turn off and remain off. The external µC is responsible for turning the FETs on once the FETSOFF condition clears.

 If there is a sleep condition, the device turns the FETs off. On wake up, the microcontroller is responsible for turning on the

The microcontroller can also control the FETs by setting the μCSCAN bit. However, this also stops the scan, requiring the microcontroller to manage the scan, voltage comparisons, FET control and cell balance. While the µCSCAN bit is set to "1", the only operations controlled by the device are:

- Discharge short circuit FET control. The external µC cannot override the turn off of the FETs during the short circuit.
- FETSOFF external control. The FETSOFF pin has priority on control of the FETs, even when the microcontroller is managing
- . In all other cases, the microcontroller must manage the FET control, because it is also managing the voltage scan and all comparisons.

Cell Balance

At the same rate as the scan of the cell voltages, if cell balancing is on, the system checks for proper cell balance conditions. The ISL94203 prevents cell balancing if proper temperature, current and voltage conditions are not met. The cells only balance during a CBON time period. When the CBOFF timer is running, the cell balance is off. Three additional bits determine whether the balancing happens only during charge, only during discharge, during both charge and discharge, during the end of charge condition or not at any time.

- · The cell balance circuit depends on the 14-bit ADC converter built into the device and the results of the cell voltage scan (after calibration).
- · The ADC converter loads a set of registers with each cell voltage during every cell voltage measurement.
- · At the end of the cell voltage measurement scan, the ISL94203 updates the minimum (CELMIN) and maximum (CELMAX) cell voltages.
- After calculating the CELMIN and CELMAX values, all of the cell voltages are compared with the CELMIN value. When any of the cells exceed CELMIN by CBDL (the minimum CB delta voltage), a flag is set in RAM indicating that the cell needs balancing (this is the CBnON bit).
- · If any of the cells exceed the lowest cell by CBDU (maximum CB delta voltage) then a flag is set indicating that a Cell voltage failure occurred (CELLF).
- . When the CELLF flag indicates that there is too great a cell to cell differential, the balancing is turned off.
- . If CELMAX is below CBMIN (all the cell voltages are too low for balancing) then the CBUV bit is set and there will be no cell balancing. Cell balance does not start again until the CBMIN value rises above (CBMIN + 117mV). When this happens, the ISL94203 clears the CBUV bit.

Submit Document Feedback intersil FN7626.3 38

- If the CELMIN voltage is greater than the CBMAX voltage (all the cell voltages are too high for balancing) then the CBOV bit is set and there will be no cell balancing. Cell balancing does not start again until the CBMAX value drops below (CBMAX - 117mV).
 When this happens, the ISL94203 clears the CBOV bit.
- A register in EEPROM (CELLS) identifies the number of cells that are supposed to be present so only the cells present are used for the cell balance operation. Note: This is also used in the cell voltage scan and open wire detect operation.
- There are no limits to the number of cells that can be balanced at any one time, because the balancing is done external to the device.
- The cell balance block updates at the start of the cell balance ON period to determine if balancing is needed and that the right cells are being balanced. The cells selected at this time will be balanced for the duration of the cell balance period.
- The cell balance is disabled if any external temperature is out of a programmed range set by CBUTS (cell balance under temperature) and CBOTS (cell balance over-temperature).
- The cell balance operation can be disabled by setting the cell balance during charge (CBDC), the cell balance during discharge (CBDD) and the cell balance during end-of-charge (CB_EOC) bits to zero. See <u>Table 9 on page 39</u>.
- Cell balancing turns off when set to balance in the charge mode and there is no charging current detected (see CB_EOC exception below).
- Cell balancing turns off when set to balance in the discharge mode and there is no discharge current detected (see CB_EOC exception below).
- If cell balancing is set to operate during both charge and discharge, then ISL94203 balances while there is charge current or discharge current, but does not balance when no current flow is detected (all other limiting factors continue to apply). See CB_EOC exception in the following.
- The CB_EOC bit provides an exception to the cell balance current direction limit. When the CB_EOC bit is set, balancing occurs while an end of charge condition exists (EOC bit = 1), regardless of current flow. This allows the ISL94203 to "drain" high voltage cells when the charge is complete. This speeds the balancing of the pack, especially when there is a large capacity differential between cells. Once the end of charge condition clears, the cell balance operation returns to normal programming.
- Balance is disabled by asserting the FETSOFF external pin.
- The cell balance outputs are on only while the cell balance on timer is counting down. This is a 12-bit timer. The cell balance outputs are all off while the cell balance off timer is counting down. This is also a 12-bit timer. The timer values are set as in Table 10.

TABLE 9. CELL BALANCE TRUTH TABLE (SEE Figure 29)

CB_EOC	EOC					
BIT	PIN	CBDC	CHING	CBDD	DCHING	ENABLE
0	х	0	0	0	0	0
1	1					
0	х	0	0	0	1	0
1	1					
0	х	0	0	1	0	0
1	1					
0	х	0	0	1	1	1
1	1					
0	х	0	1	0	0	0
1	1					
0	х	0	1	0	1	0
1	1					
0	х	0	1	1	0	0
1	1					
0	х	0	1	1	1	0
1	1					
0	х	1	0	0	0	0
1	1					
0	х	1	0	0	1	0
1	1					
0	х	1	0	1	0	0
1	1					
0	х	1	0	1	1	1
1	1					
0	X	1	1	0	0	1
1	1					
0	X	1	1	0	1	0
1	1					
0	X	1	1	1	0	1
1	1				_	_
0	X	1	1	1	1	0
1	1					
1	0	Х	X	Х	Х	1

TABLE 10. CBON AND CBOFF TIMES

SCALE VALUE	TIME (10-BIT VALUE)
00	0 to 1024µs
01	0 to 1024ms
10	0 to 1024s
11	0 to 1024min

Cell Balance in Cascade Mode

When two ISL94203 devices are cascaded, both devices should have the CASC bit set to "1".

When cascaded, the lower of the two devices will have an ADDR that is HIGH or set to "1". The device with ADDR = 1, being on the bottom of the stack, does not monitor the current or drive the power FETs. Instead, they are turned off to save power consumption.




FIGURE 29. CELL BALANCE OPERATION

When CASC = 1, the ISL94203 does not use the current detection as part of the control algorithm for cell balancing. If all other conditions are within limits, balancing proceeds without a detection of current. As such, balancing may happen all of the time, requiring the use of an external microcontroller to manage the algorithm. The reason for this is that there is no facility for the two cascaded devices to automatically know the cell voltages on the other device. While one device might be balancing all cells to a voltage of 3V, the other might be balancing toward a voltage of 3.2V. To simplify the microcontroller design, all scanning and protection functions operate normally. The external microcontroller needs to scan the voltages and monitor status bits, then make decisions based on the available information and control the cell balance FETs. Since balancing is unrestricted, the µC needs only to set the uC_Does_CellBalance state to stop balancing while the upper device detects no current.

μC Control of Cell Balance FETs

To control the cell balance FETs, the external microcontroller first needs to set the $\mu CCBAL$ bit (non-cascaded) to turn off the automatic cell balance operation. In a cascaded configuration, the external microcontroller needs to set the CASC bit on the lower device. This turns off the detection of current. The external microcontroller also needs to use the $\mu CCBAL$ bit to override the automatic cell balance operation.

To turn on a cell balance FET, the μ C needs to turn on the cell balance output FET using the Cell Balance Control Register 84H). In this register, each bit corresponds to a specific cell balance output.

With the cell balance outputs specified, the microcontroller sets the CBAL_ON bit. This turns on the cell balance output control circuit.

Cell Balance FET Drive

The cell balance FETs are driven by a current source or sink of $25\mu A.$ The gate voltage on the externals FET is set by the gate to source resistor. This resistor should be set such that the gate voltage does not exceed 9V. An external 9V zener diode across the gate to source resistor can help to prevent overvoltage conditions on the cell balance pin.

The cell balance circuit connection is shown in Figure 30.




FIGURE 30. CELL BALANCE DRIVE CIRCUITS AND CELL CONNECTION OPTIONS

Watchdog Timer

The I^2C watchdog timer prevents an external microcontroller from initiating an action that it cannot undo through the I^2C port, which can result in poor or unexpected operation of the pack.

The watchdog timer is normally inactive when operating the device in a stand-alone operation. When the pack is expected to have a μ C along with the ISL94203, the WDT is activated by setting any of the following bits:

μCSCAN, μCCMON, μCLMON, μCCBAL, μCFET, EEEN.

When active (an external μC is assumed to be connected), the absence of I^2C communications for the watchdog timeout period

causes a timeout event. The ISL94203 needs to see a start bit and a valid slave byte to restart the timer.

The watchdog timeout signal turns off the cell balance and power FET outputs, resets the serial interface and pulses the $\overline{\text{INT}}$ output once per second in an attempt to get the microcontroller to respond. If the $\overline{\text{INT}}$ is unsuccessful in re-starting the communication interface, the part operates normally, except the power FETs and cell balance FETs are forced off. The ISL94203 remains in this condition until I ^2C communications resumes.

When I 2 C communication resumes, the μ CSCAN, μ CCMON, μ CLMON, μ CFET and EEEN bits are automatically cleared and the μ CCBAL bit remains set. The power FETs and cell balance FETs turn on, if conditions allow.

Power FET Drive

The ISL94203 drives the power FETs gates with a voltage higher than the supply voltage by using external capacitors as part of a charge pump. The capacitors connect (as shown in Figure 2) and are nominally 4.7nF. The charge pump applies approximately (V_{DD} *2) voltage to the gate, although the voltage is clamped at V_{DD} + 16V.

The Power FET turn-on times are limited by the capacitance of the power FET and the current supplied by the charge pump. The power FET turn-off times are limited by the capacitance of the power FET and the pull-down current of the ISL94203. The ISL94203 provides a pull-down current for up to 300µs. This should be long enough to discharge any FET capacitance.

<u>Table 11</u> shows typical turn-on and turn-off times for the ISL94203 under specific conditions.

TABLE 11. POWER FET GATE CONTROL (TYPICAL)

DFET, CFET, PCFET Charge pump caps = 4.7nF	32kHz 5mA, pulses, 50% duty cycle
10% to 90% of final voltage V _{DD} = 28V; DFET, CFET = IRF1404 PCFET = FDD8451	160µs 160µs
CFET, CFET, PCFET	13mA(CFET, PCFET) 15mA (DFET)
Pulse Duration	300µs
90% to 10% of final voltage V _{DD} = 28V; DFET: IRF1404 CFET: IRF1404	6µs 6µs 2µs
	Charge pump caps = 4.7nF 10% to 90% of final voltage V _{DD} = 28V; DFET, CFET = IRF1404 PCFET = FDD8451 CFET, CFET, PCFET Pulse Duration 90% to 10% of final voltage V _{DD} = 28V; DFET: IRF1404

General I/Os

There is an open drain output $\overline{(SD)}$ that is pulled up to RGO (using an external resistor) and indicates if there are any error conditions, such as overvoltage, undervoltage, over-temperature, open input and overcurrent. The output goes active (LOW) when there is any cell or pack failure condition. The output returns HIGH when all error conditions clear.

There is an open drain output (\overline{EOC}) that is pulled up to RGO (using an external resistor) and indicates that the cells have reached an end of conversion state. The output goes active (LOW) when all cell voltages are above a threshold specified by a 12-bit value in EEPROM. The output returns HIGH, when all cells are below the EOC threshold.

Factory programmable options offer inverse polarity of $\overline{\text{SD}}$ or $\overline{\text{EOC}}$. Please contact Automotive Marketing if there is interest in either of these options.

The PSD pin goes active high, when any cell voltage reaches the OVLO threshold (OVLO flag). Optionally, PSD also goes high if there is a voltage differential between any two cells that is greater than a specified limit (CELLF flag) or if there is an open wire condition. This pin can be used for blowing a fuse in the pack or as an interrupt to an external $\mu\text{C}.$

An input pin (FETSOFF), when pulled high, turns off the power FETs and the cell balance FETs, regardless of any other condition.


Higher Voltage Microcontrollers

When using a microcontroller powered by 3.3V or 5V, the design can include pull-up resistors to the microcontroller supply on the communication link and the open drain $\overline{\text{SD}}$ and $\overline{\text{EOC}}$ pins (instead of pull-up resistors to RGO.)

The $\overline{\text{INT}}$ pin is a CMOS output with a maximum voltage of RGO+0.5V. It is OK to connect this directly to a microcontroller as long as the microcontroller pin does not have a pull up to the 3.3/5V supply. If it does, then a series resistor is recommended.

The FETSOFF input on the ISL94203 is also limited to RGO+0.5V. This is limited by an input ESD structure that clamps the voltage. The connection from the μC to this pin should include a series resistor to limit any current resulting from the clamp.

An example of this connection is shown in Figure 31.



^{*} Resistor needed only if μ C has a pull-up on the In_INT pin

FIGURE 31. CONNECTION OF HIGHER VOLTAGE MICROCONTROLLER

Packs with Fewer than 8 Cells

See <u>"Pack Configuration" on page 20</u> for help when using fewer than 8 cells. This section presents options for minimum number of components. However, when using the ISL94203EVAL1Z evaluation board with fewer than 8 cells, it is not necessary to remove components from the PCB. Simply tie the unused connections together, as shown in <u>Figure 32</u>. This normally requires only a different cable.

Submit Document Feedback 42 intersil FN7626.3 February 11, 2015




FIGURE 32. BATTERY CONNECTION OPTIONS USING THE ISL94203EVAL1Z BOARD

PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high performance from your PC board.

- The use of low inductance components, such as chip resistors and chip capacitors, is strongly recommended.
- Minimize signal trace lengths. This is especially true for the CS1, CS2 and VC0-VC8 inputs. Trace inductance and capacitance can easily affect circuit performance. Vias in the

- signal lines add inductance at high frequency and should be avoided.
- Match channel-to-channel analog I/O trace lengths and layout symmetry. This is especially true for the CS1 and CS2 lines, since their inputs are normally very low voltage.
- Maximize use of AC decoupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or ground plane gaps under these lines). Avoid vias in the signal I/O lines.
- VDD bypass and charge pump capacitors should use wide temperature and high frequency dielectric (X7R or better) with capacitors rated at 2X the maximum operating voltage.

- The charge pump and VDD bypass capacitors should be located close to the ISL94203 pins and VDD should have a good ground connection.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- An example PCB layout is shown in Figure 33. This shows placement of the VDD bypass capacitor close to the VDD pin and with a good ground connection. The charge pump capacitors are also close to the IC. The current sense lines are shielded by ground plane as much as possible. The ground plane under the IC is shown as an "island". The intent of this layout was to minimize voltages induced by EMI on the ground plane in the vicinity of the IC. This example assumes a 4-layer board with most signals on the inner layers.




FIGURE 33. EXAMPLE 4-LAYER PCB LAYOUT FOR VDD BYPASS, CHARGE PUMP and CURRENT SENSE.

QFN Package

The QFN Package Requires Additional PCB Layout Rules or the Thermal Pad. The thermal pad is electrically connected to VSS supply through the high resistance IC substrate. The thermal pad provides heat sinking for the IC. In normal operation, the device should generate little heat, so thermal pad design and layout are not too important. However, if the design uses the RGO pin to supply power to external components, then the IC can experience some internal power dissipation. In this case, careful layout of the thermal pad and the use of thermal vias to direct the heat away from the IC is an important consideration. Besides heat dissipation, the thermal pad also provides noise reduction by providing a ground plane under the IC.

Circuit Diagrams

The <u>"BLOCK DIAGRAM" on page 7</u> shows a simple application diagram with 8 cells in series and two cells in parallel (8S2P).

EEPROM

The ISL94203 contains an EEPROM array for storing the device configuration parameters, the device calibration values and some user available registers. Access to the EEPROM is through the I²C port of the device. Memory is organized in a memory map as described in "Registers: Summary (EEPROM)" on page 49, "Registers: Detailed (EEPROM)" on page 50 and "Registers: Detailed (RAM)" on page 57.

When the device powers up, the ISL94203 transfers the contents of the configuration EEPROM memory areas to RAM (Note: the user EEPROM has no associated RAM). An external microcontroller can read the contents of the Configuration RAM or the contents of the EEPROM. Prior to reading the EEPROM, set the EEEN bit to "1". This enables access to the EEPROM area. If EEEN is "0", then a read or write occurs in the shadow RAM area.

The content of the Shadow Ram determines the operation of the device

Reading from the RAM or EEPROM can be done using a byte or page read. See:

- "Current Address Read" on page 47
- "Random Read" on page 47
- "Sequential Read" on page 47
- "EEPROM Read" on page 48
- "Register Protection" on page 48

Writing to the Configuration or User EEPROM must use a Page Write operation. Each Page is four bytes in length and pages begin at address 0.

See:

- "Page Write" on page 46
- "Register Protection" on page 48

The EEPROM contains an error detection and correction mechanism. When reading a value from the EEPROM, the device checks the data value for an error.

If there are no errors, then the EEPROM value is valid and the ECC_USED and ECC_FAIL bits are set to "0". If there is a 1-bit error, the ISL94203 corrects the error and sets the ECC_USED bit. This is a valid operation and value read from the EEPROM is correct. During an EEPROM read, if there is an error consisting of two or more bits, the ISL94203 sets the ECC_FAIL bit (ECC_USED = 0). This read contains invalid data.

The error correction is also active during the initial power-on recall of the EEPROM values to the shadow RAM. The circuit corrects for any one-bit errors. Two-bit errors are not corrected and the contents of the shadow RAM maintain the previous value.

Internally, the Power-on Recall circuit uses the ECC_USED and ECC_FAIL bits to determine there is a proper recall before allowing the device operation to start. However, an external μC cannot use these bits to detect the validity of the shadow RAM on power-up or determine the use of the error correction mechanism, because the bits automatically reset on the next valid read.

Serial Interface

- The ISL94203 uses a standard I²C interface, except the design separates the SDA input and output (SDAI and SDAO)
- Separate SDAI and SDAO lines can be tied together and operate as a typical I²C bus
- · Interface speed is 400kHz, maximum
- A separate pin is provided to select the slave address of device.
 This allows two devices to be cascaded

Serial Interface Conventions

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL94203 devices operate as slaves in all applications.

When sending or receiving data, the convention is the most significant bit (MSB) is sent first. Therefore, the first address bit sent is Bit 7.

Clock and Data

Data states on the SDA line can change only while SCL is LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (see Figure 34).

Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met (see Figure 35).

Stop Condition

All communications must be terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition is only issued after the transmitting device has released the bus (see Figure 35).

Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge that it received the eight bits of data (see Figure 36).

The device responds with an acknowledge after recognition of a start condition and the correct slave byte. If a write operation is selected, the device responds with an acknowledge after the receipt of each subsequent eight bits. The device acknowledges all incoming data and address bytes, except for the slave byte when the contents do not match the device's internal slave address.

In the read mode, the device transmits eight bits of data, releases the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continue to transmit data. The device terminates further data transmissions if an acknowledge is not detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state.




FIGURE 34. VALID DATA CHANGES ON I²C BUS




FIGURE 35. I²C START AND STOP BITS




FIGURE 36. ACKNOWLEDGE RESPONSE FROM RECEIVER

Write Operations

BYTE WRITE

For a byte write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the device begins the internal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 37 on page 46.




FIGURE 37. BYTE WRITE SEQUENCE

A write to a protected block of memory suppresses the acknowledge bit.

When writing to the EEPROM, write to all addresses of a page without an intermediate read operation or use a page write command. Each page is 4 bytes long, starting at address 0.

PAGE WRITE

A page write operation is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8-bit bytes. After the receipt of each byte, the device will respond with an acknowledge and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it "rolls over" and goes back to '0' on the same page. This means that the master can write 4 bytes to the page starting at any location on that page. If the master begins writing at location 2 and loads 4 bytes, then the first 2 bytes are written to locations 2 and 3 and the last 2 bytes are written to locations 0 and 1. Afterwards, the address counter would point to location 2 of the page that was just written. If the master supplies more than 4 bytes of data, then new data overwrites the previous data, one byte at a time. See Figure 38.

Do not write to addresses 58H through 7FH or locations higher than address ABH, since these addresses access registers that are reserved. Writing to these locations can result in unexpected device operation.




FIGURE 38. WRITING 4 BYTES TO A 4-BYTE PAGE STARTING AT LOCATION 2




FIGURE 39. PAGE WRITE SEQUENCE

Submit Document Feedback 46 intersil FN7626.3 February 11, 2015




FIGURE 40. RANDOM READ SEQUENCE




FIGURE 41. SEQUENTIAL READ SEQUENCE

Read Operations

Read operations are initiated in the same manner as write operations with the exception that the R/\overline{W} bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads and Sequential Reads.

CURRENT ADDRESS READ

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power-up, the address of the address counter is undefined, requiring a read or write operation for initialization. See Figure 42.

Upon receipt of the Slave Address Byte with the R/\overline{W} bit set to one, the device issues an acknowledge and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a stop condition.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

RANDOM READ

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with

the R/\overline{W} bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immediately issues another start condition and the Slave Address Byte with the R/\overline{W} bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition (see Figure 40).

SEQUENTIAL READ

Sequential reads can be initiated as either a current address read or random address read. The first Data Byte is transmitted as with the other modes; however, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from address n+1. The address counter for read operations increments through all page and column addresses, allowing the entire memory contents to be serially read during one operation. At the end of the address space the counter "rolls over" to address 0000H and the device continues to output data for each acknowledge received. See <u>Figure 41</u> for the acknowledge and data transfer sequence.




FIGURE 42. CURRENT ADDRESS READ SEQUENCE

EEPROM READ

The ISL94203 has a special requirement when reading the EEPROM. An EEPROM read operation from the first byte of a four byte page (locations 0H, 4H, 8H, etc.) initiates a recall of the EEPROM page. This recall takes more than 200 μs , so the first byte may not be ready in time for a standard I^2C response. It is necessary to either read this first byte of every page two times or add a loop awaiting an ACK before proceeding to the next byte in the read operation. Adding the wait for ACK works for all read operations, so is the preferred method.

Synchronizing Microcontroller Operations with Internal Scan

Internal scans occur every 32ms in Normal Mode, 256ms in Idle Mode and 512ms in Doze Mode. The internal scan normally takes about 1.3ms, with every fourth scan taking about 1.7ms. While the percentage of time taken by the scan is small, it is long enough that random communications from the microcontroller can coincide with the internal scan. When the two scans happen at the same time, errors can occur in the recorded values.

To avoid errors in the recorded values, the goal is to synchronize external I²C transactions so that they only occur during the device's Low Power State (see <u>Figure 23 on page 31</u>.) To assist in the synchronization, the microcontroller can use the INT_SCAN bit. This bit, is "1" during the internal scan and "0" during the "Low Power State".

The microcontroller software should look for the INT_SCAN bit to go from a "1" to a "0" to allow the maximum time to complete read or write operations. This insures that the results reported to the μ C are from a single scan and changes made do not interfere with state machine detection and timing.

Register Protection

The entire EEPROM memory is write protected on initial power-up and during normal operation. An enable byte allows writing to various areas of the memory array.

The enable byte is encoded, so that a value of '0' in the EEPROM Enable register (89H) enables access to the shadow memory (RAM), a value of '1' allows access to the EEPROM.

48

After a read or write of the EEPROM, the microcontroller should reset the EEPROM Enable register value back to zero to prevent inadvertent writes to the EEPROM and to turn off the EEPROM block to reduce current consumption. If the microcontroller fails to reset the EEPROM bit and communications to the chip stops, then the Watchdog timer will reset the EEPROM select bit.

Registers: Summary (EEPROM)

TABLE 12. EEPROM REGISTER SUMMARY

PAGE	ADDR	Ox	1x	2 x	3x	4 x	5x	
0	0	Overvoltage Level	Overvoltage Delay	Min CB Delta	Charge Over-Temp	Internal Over-Temp	User EEPROM	
	1		Timer		Level	Level		
	2	Overvoltage	Undervoltage Delay	Max CB Delta	Charge Over-Temp	Internal Over-Temp		
	3	recovery	Timer		Recovery	Recovery		
1	4	Undervoltage Level	Open Wire Timing	Cell Balance On time	Charge Under-Temp	Sleep Voltage		
	5				Level			
	6	Undervoltage	Discharge	Cell Balance Off	Charge Under-Temp	Sleep Delay Timer/		
	7	Recovery	overcurrent timeout Settings, Discharge Setting	Time	Recovery	Watchdog Timer		
2	8	OVLO Threshold	Charge overcurrent	Min CB Temp Level	Discharge	Sleep Mode Timer	Reserved	
	9		Timeout Settings, Charge overcurrent Setting		Over-Temp Level	CELLS Config		
	Α	UVLO Threshold	Short Circuit	Min CB Temp	Discharge	Features 1		
	В		Timeout Settings/ Recovery Settings, Short Circuit Setting	Recovery	Over-Temp Recovery	Features 2		
3	С	EOC Voltage Level	Min CB Volts	Max CB Temp Level	Discharge	Reserved		
	D				Under-Temp Level			
	E	Low Voltage Charge	Max CB Volts	Max CB Temp	Discharge			
	F	Level		Recovery	Under-Temp Recovery			

Registers: Summary (RAM)

TABLE 13. RAM REGISTER SUMMARY

RAM				
PAGE	ADDR	8x	9x	Ax
0	0	Status1	CELL1 Voltage	iT Voltage
	1	Status2		
	2	Status3	CELL2 Voltage	xT1 Voltage
	3	Status4		
1	4	Cell Balance	CELL3 Voltage	xT2 Voltage
	5	Analog Out		
	6	FET Cntl/Override Control Bits	CELL4 Voltage	VBATT/16 Voltage
	7	Override Control Bits		
2	8	Force Ops	CELL5 Voltage	VRGO/2 Voltage
	9	EE Write Enable		
	Α	CELLMIN Voltage	CELL6 Voltage	14-bit ADC Voltage
	В			

Submit Document Feedback 49 intersil*

TABLE 13. RAM REGISTER SUMMARY (Continued)

RAM				
PAGE	ADDR	8x	9x	Ax
3	С	CELLMAX Voltage	CELL7 Voltage	Reserved
	D			
	E	ISense Voltage	CELL8 Voltage	
	F			

Registers: Detailed (EEPROM)

TABLE 14. EEPROM REGISTER DETAIL

	IABLE 14. EEPROM REGISTER DETAIL															
BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8 0	7	6	5	4	3	2	1	0
00 01	If any ce	_	shold e is above turned o		shold vol	tage for a	an overvo	ltage del	ay time,		Defa	ult (Hex):	1E2A		(V):	4.25
	These bi	ts set the	u lse Widt le duratior pulse wid	of the	OVLB	OVLA	OVL9	OVL8	OVL7	OVL6	OVL5	OVL4	OVL3	OVL2	OVL1	OVLO
	1111		CPW1 Oms to Default	CPW0				Thre	eshold =	HEXv	^{'alue} 10 4095 ×		8 			
02 03		age Rec o	overy ow this o	vervoltag	e recover	y level, tl	ne charge	FET is tu	rned on.		Defa	ult (Hex):	0DD4		(V):	4.15
		Rese	erved		OVRB	OVRA	OVR9	OVR8	OVR7	OVR6	OVR5	OVR4	OVR3	0VR2	OVR1	OVR0
04 05												ult (Hex):	18FF		(V):	2.7
	These bi		e Width e duratior pulse wid		UVLB	UVLA	UVL9	UVL8	UVL7	UVL6	UVL5	UVL4	UVL3	UVL2	UVL1	UVLO
	1111		LPW1 0 ms to Default	LPW0				Thre	eshold =	HEXV	/alue ₁₀ 4095 ×	× 1.8 ×	8			
06 07	If all cell		covery ove this o turned on	_	e recove	ry level (a	and there	is no loa	d), the		Defa	ult (Hex):	09FF		V):	3.0
		Rese	erved		UVRB	UVRA	UVR9	UVR8	UVR7	UVR6	UVR5	UVR4	UVR3	UVR2	UVR1	UVR0
08 09	If any ce device is turned o	ll voltage in an ov	tout Threse is above ervoltage ell balance ctive.	this thre lockout o	condition	. In this c	ondition,	the Charg	ge FET is		Defa	ult (Hex):	0E7F		(V):	4.35
		Rese	erved		OVLOB	OVLOA	0VL09	OVL08	OVLO7	OVL06	0VL05	OVLO4	0VL03	0VL02	OVL01	OVL00
OA OB	· · · · · · · · · · · · · · · · · · ·												1.8			
		Rese	erved		UVLOB	UVLOA	UVL09	UVL08	UVL07	UVL06	UVL05	UVL04	UVL03	UVL02	UVL01	UVL00
							•	•								

Submit Document Feedback 50 intersil FN7626.3 February 11, 2015

TABLE 14. EEPROM REGISTER DETAIL (Continued)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8	7	6	5	4	3	2	1	0
OC OD			OC) Thres	shold el, then tl	ne EOC o	utput and	I the EOC	bit are s	set.		Defa	ult (Hex):	0DFF		(V):	4.2
		Res	erved		EOCB	EOCA	EOC9	EOC8	EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0
OE OF	If the vo	Itage on of the PC		s less tha To disable							Defa	ult (Hex):	07AA		(V):	2.3
		Res	erved		LVCHB	LVCHA	LVCH9	LVCH8	LVCH7	LVCH6	LVCH5	LVCH4	LVCH3	LVCH2	LVCH1	LVCH0
10 11	This valu	ue sets th		ut iat is requ oltage co		-		e the ove	rvoltage		Defa	ult (Hex):	0801		(s):	1
		Res	erved		OVDTB	OVDTA	OVDT9	OVDT8	OVDT7	OVDT6	OVDT5	OVDT4	OVDT3	OVDT2	OVDT1	OVDT0
					01 = 10	= µs = ms = s • min					0 to	1024				
12 13	This valu	ie sets th		Out at is requi voltage c		-		the unde	ervoltage		Defa	ult (Hex):	0801		(s):	1
		Rese	erved		UVDTB	UVDTA	UVDT9	UVDT8	UVDT7	UVDT6	UVDT5	UVDT4	UVDT3	UVDT2	UVDT1	UVDT0
					01 = 10	$00 = \mu s$ 0 to 1024 01 = ms 10 = s 11 = min										
14 15	_	ire Timin ue sets th		of the ope	n wire te	st pulse f	or each o	ell input			Defa	ult (Hex):	0214		(ms):	20
			Res	erved			OWT 9	OWT 8	OWT 7	OWT 6	OWT 5	OWT 4	OWT 3	OWT 2	OWT 1	OWT 0
							0 = μs 1 = ms					0 to 512				
16 17	Time Ou A discharged	i t Irge over ge overcu	current n	ne Out/Theeds to redition. The	emain for is is an 1						Defa	ult (Hex):	44A0		(ms): (mV):	160 32
	current	ie sets th sense res	ne voltage sistor that current co	creates												
		OCD2	OCD1	OCD0	OCDTB	OCDTA	OCDT9	OCDT8	OCDT7	OCDT6	OCDT5	OCDT4	OCDT3	OCDT2	OCDT1	OCDT0
		000 = 4 001 = 8 010 = 1 011 = 2 100 = 3 101 = 4 110 = 6 111 = 9	mV 6mV 4mV 2mV 8mV 4mV		01 = 10	= µs = ms = s : min					0 to	1024				

TABLE 14. EEPROM REGISTER DETAIL (Continued)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8 0	7	6	5	4	3	2	1	0
18 19	Time Ou A charge charge o	t e overcu vercurre	rrent nee	Out/Threeds to remaion. This is	ain for thi		-		_		Defa	ult (Hex):	44A0		(ms): (mV):	160 8
	current s	e sets tl sense re	he voltag sistor tha rrent con	t creates												
		OCC2	OCC1	оссо	осств	OCCTA	осст9	осст8	осст7	осст6	осст5	OCCT4	осстз	OCCT2	OCCT1	оссто
		000 = 1 001 = 2 010 = 4 011 = 6 100 = 8 101 = 1 110 = 1 111 = 2	2mV ImV SmV BmV L2mV L6mV		01 = 10	= μs = ms = s = min					0 to :	1024				
1A 1B	Time Ou A short of short cire	t circuit cu cuit con	irrent nee	me Out/T eds to rem is is an 12 ne. Upper	nain for th 2 bit value	e: ·	•	or to ente	ering a		Defa	ult (Hex):	6008		(μs): (mV):	200 128
		e sets tl sense re		e across t creates												
		SCD2	SCD1	SCD0	SCTB	SCTA	SCT9	SCT8	SCT7	SCT6	SCT5	SCT4	SCT3	SCT2	SCT1	SCT0
		000 = 1 001 = 2 010 = 3 011 = 4 100 = 6 101 = 9 110 = 1 111 = 2	24mV 32mV 48mV 64mV 96mV L28mV		01 = 10	= μs = ms = s = min					0 to :	1024				
1C 1D				oltage (CB s than this	•	then cell	balance	stops.			Defa	ult (Hex):	0A55		(V):	3.1
		Res	erved		CBVLB	CBVLA	CBVL9	CBVL8	CBVL7	CBVL6	CBVL5	CBVL4	CBVL3	CBVL2	CBVL1	CBVL0
1E 1F				oltage (CE ater than	-	ge, then	cell balar	ice stops			Defa	ult (Hex):	0D70		(V):	4.0
		Res	erved		CBVUB	CBVUA	CBVU9	CBVU8	CBVU7	CBVU6	CBVU5	CBVU4	CBVU3	CBVU2	CBVU1	CBVUO
20 21	If the diff	ference	between	ifferential the voltag Il balance	e on CELL	.N and th	-	oltage ce	ell is less		Defa	ult (Hex):	0010		(mV):	20
		Res	erved		CBDLB	CBDLA	CBDL9	CBDL8	CBDL7	CBDL6	CBDL5	CBDL4	CBDL3	CBDL2	CBDL1	CBDLO
22 23	If the dif	ference	between	ifferential the voltag then cell	ge on CEL	LN and t	he lowes	_			Defa	ult (Hex):	01AB		(mV):	500
		Res	erved		CBDUB	CBDUA	CBDU9	CBDU8	CBDU7	CBDU6	CBDU5	CBDU4	CBDU3	CBDU2	CBDU1	CBDU0

Submit Document Feedback 52 intersil FN7626.3 February 11, 2015

TABLE 14. EEPROM REGISTER DETAIL (Continued)

BIT/	F	E	D	С	В	Α	9	8								
ADDR	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
24 25	Cell bala	nce is on e should	be no cel	ON) et amour Il balance time base	. This is a						Defa	ult (Hex):	0802		(s):	2
		Rese	erved		CBONT B	CBONT A	CBONT 9	CBONT 8	CBONT 7	CBONT 6	CBONT 5	CBONT 4	CBONT 3	CBONT 2	CBONT 1	CBONT 0
					01 = 10	= µs = ms = s • min					O to	1024				
26 27	Cell bala	nce is of		OFF) et amoun s set the t			12-bit va	lue: Lowe	r 10 bits		Defa	ult (Hex):	0802		(s):	2
		Rese	erved		CBOFT B	CBOFT A	CBOFT 9	CBOFT 8	CBOFT 7	CBOFT 6	CBOFT 5	CBOFT 4	CBOFT 3	CBOFT 2	CBOFT 1	CBOFT 0
					01 = 10	= µs = ms = s = min					0 to	1024				
28 29	If the ext	ernal 1 to voltage,	emperatu then cell	mperatur ure or the balance s Figure 2	external a	2 temper e voltage	•		_		Defa	ult (Hex):	0BF2		(V): (°C):	1.344 -10
		Rese	erved		CBUTS B	CBUTS A	CBUTS 9	CBUTS 8	CBUTS 7	CBUTS 6	CBUTS 5	CBUTS 4	CBUTS 3	CBUTS 2	CBUTS 1	CBUTS 0
2A 2B	If the extreme recover a condition	ternal 1 t and fall b ns OK) .T	temperat	mperature ure and the s voltage, se is base	he extern then cell	al 2 tempo balance	perature can resu	me (all of	ther		Defa	ult (Hex):	0A93		(V): (°C):	1.19 +5
		Rese	erved		CBUTR B	CBUTR A	CBUTR 9	CBUTR 8	CBUTR 7	CBUTR 6	CBUTR 5	CBUTR 4	CBUTR 3	CBUTR 2	CBUTR 1	CBUTR 0
2C 2D	If the ext	ternal 1 t voltage,	temperat then cell	mperaturure or the balance s	external stops. The	2 tempe	`	,			Defa	ult (Hex):	04B6		(V): (°C):	0.530 +55
		Rese	erved		CBOTS B	CBOTS A	CBOTS 9	CBOTS 8	CBOTS 7	CBOTS 6	CBOTS 5	CBOTS 4	CBOTS 3	CBOTS 2	CBOTS 1	CBOTS 0
2E 2F	If the extreme recover a condition	ternal 1 t and rise a ns OK) .T	temperat above this	mperature and the substitution of the substitu	he extern then cel	al 2 tem _l I balance	can resu	ime (all o	ther		Defa	ult (Hex):	053E		(V): (°C):	0.590 +50
		Rese	erved		CBOTR B	CBOTR A	CBOTR 9	CBOTR 8	CBOTR 7	CBOTR 6	CBOTR 5	CBOTR 4	CBOTR 3	CBOTR 2	CBOTR 1	CBOTR 0
	For All Te	emperati	ure Limits	s, TGain b	it = 0, Te	mperatu	re Gain =	2								
30 31	If externation then	al 1 temp charge F	FET is turi	Voltage or the extended off are omponent	nd the CO	T bit is se	et. The vo	ltage is b	•		Defa	ult (Hex):	04B6		(mV): (°C):	0.530 +55
		Rese	erved		COTSB	COTSA	сотѕ9	сотѕв	сотѕ7	сотѕ6	COTS5	COTS4	сотѕз	COTS2	COTS1	COTS0

Submit Document Feedback 53 intersil FN7626.3 February 11, 2015

TABLE 14. EEPROM REGISTER DETAIL (Continued)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8	7	6	5	4	3	2	1	0
32 33	If extern then the place). T	al 1 tem _l charge F	perature ET is turr ge is base	Recovery or the ext ned on an ed on reco	ernal 2 to	emperatι Γ bit is res	set (unles	s overrid	es are in		Defa	ult (Hex):	053E		(mV): (°C):	0.590 +50
	Reserved COTRB COTRA COTR9 COTR8 COTR7 COTR6 COTR5 COTR4 COTR3 COTR2 Charge Under-Temperature Voltage Default (Hex): OBF2														COTR1	COTR0
34 35	If extern voltage,	al 1 tem _l then the	perature charge F	re Voltage or the ext ET is turn external c	ernal 2 to		Defa	ult (Hex):	I		(mV): (°C):	1.344 -10				
		Rese	erved		CUTSB	CUTSA	CUTS9	CUTS8	CUTS7	CUTS6	CUTS5	CUTS4	CUTS3	CUTS2	CUTS1	CUTS0
36 37	If extern then the place). T														(mV): (°C):	1.190 +5
		Rese	erved		CUTRB	CUTRA	CUTR9	CUTR8	CUTR7	CUTR6	CUTR5	CUTR4	CUTR3	CUTR2	CUTR1	CUTR0
38 39	If extern then the												(mV): (°C):	0.530 +55		
		Rese	erved		DOTSB	DOTSA	DOTS9	DOTS8	DOTS7	DOTS6	DOTS5	DOTS4	DOTS3	DOTS2	DOTS1	DOTS0
3A 3B	If extern then the in place	al 1 tem _l discharg	perature ge FET is t tage is ba	ure Recovery or the extended on a seed on re	ernal 2 to and the [emperatu OOT bit is	reset (un	less over	rides are		Defa	ult (Hex):	053E		(mV): (°C):	0.590 +50
		Rese	erved		DOTRB	DOTRA	DOTR9	DOTR8	DOTR7	DOTR6	DOTR5	DOTR4	DOTR3	DOTR2	DOTR1	DOTR0
3C 3D	If extern voltage,	al 1 temp then the	perature discharg	ture Volta or the ext se FET is t d external	ernal 2 to urned off	and the	DUT bit is	s set. The	voltage		Defa	ult (Hex):	0BF2		(mV): (°C):	1.344 -10
		Rese	erved		DUTSB	DUTSA	DUTS9	DUTS8	DUTS7	DUTS6	DUTS5	DUTS4	DUTS3	DUTS2	DUTS1	DUTS0
3E 3F	If extern then the in place	al 1 tem _l discharg	perature ge FET is t tage is ba	or the ext curned on ased on re	ernal 2 to and the [emperatu DUT bit is	reset (un	less over	rides are		Defa	ult (Hex):	0A93		(mV): (°C):	1.190 +5
		Rese	erved		DUTRB	DUTRA	DUTR9	DUTR8	DUTR7	DUTR6	DUTR5	DUTR4	DUTR3	DUTR2	DUTR1	DUTR0
40 41	If the int		-	e Voltage e is greate	er than th	nis voltag	e, then a	II FETs ar	e turned		Defa	ult (Hex):	67CH		(mV): (°C):	0.73 +115
		Rese	erved		IOTS B	IOTS A	IOTS 9	IOTS 8	IOTS 7	IOTS 6	IOTS 5	IOTS 4	IOTS 3	IOTS 2	IOTS 1	IOTS 0
42 43	When th	e interna	l tempera	e Recover ature volt le IOT bit i	age drop	s below tl			FETs can		Defa	ult (Hex):	621H		(mV): (°C):	0.69 +95
		Rese	erved		IOTR B	IOTR A	IOTR 9	IOTR 8	IOTR 7	IOTR 6	IOTR 5	IOTR 4	IOTR 3	IOTR 2	IOTR 1	IOTR 0

TABLE 14. EEPROM REGISTER DETAIL (Continued)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8	7	6	5	4	3	2	1	0
44 45	_	II voltage		this thre	shold vol	tage for a	a sleep de	elay time	, the		Defa	ult (Hex):	06AA		(V):	2.0
		Rese	erved		SLLB	SLLA	SLL 9	SLL 8	SLL 7	SLL 6	SLL 5	SLL 4	SLL 3	SLL 2	SLL 1	SLL 0
46 47	Sleep De This valu threshol	e lay le sets th d before	e time th	dog Time at is requi e enters t	ired for a	•			_		Defa	ult (Hex):	FCOF	Sleep WDT	(s) (s)	1 31
	Time all	byte wri	microco tes to the	ntroller b												
	WDT4	WDT3	WDT2	WDT1	WDT0	SLTA	SLT9	SLT8	SLT7	SLT6	SLT5	SLT4	SLT3	SLT2	SLT1	SLT0
	00 to 31 seconds 00 = \mu s 01 = ms 10 = s 11 = min															
48 49	Mode Ti	mer quired to		onfiguration		DOZE m	ode wher	no curre	ent is		Defa	ult (Hex):	83FF	Idle/ Doze: Sleep Mode	(min) (min) Cells	16 240 3
	Only the			are accep ing on.	table. An	y other c	ombinati	on will								
	CELL8	CELL7	CELL6	CELL5	CELL4	CELL3	CELL2	CELL1	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	MODO
		8765	4321		ı	NUMBER	OF CELLS	5	IDLE an	d DOZE N						
		1000	0011			3 Cells c	onnected		SLEEP N	Mode	[MOE	03:0] = 0	to 16 Mi	nutes		
		1100	0011			4 Cells c	onnected				[MOD	7:0] = 0 t	o 240 M	nutes		
		1100	0111			5 Cells c	onnected		Example	e:						
		1110	0111			6 Cells c	onnected			0101 10: 0ZE = 10						
		1110	1111			7 Cells c	onnected		,	= 90 minu						
		1111	4444			8 Cells c										

Submit Document Feedback 55 intersil FN7626.3 February 11, 2015

TABLE 15. EEPROM REGISTER DETAIL (FEATURE CONTROLS)

BIT/ ADDR	7	6	5	4	3	2	1	o
4A	CFPSD CELLF PSD 1 = Activates PSD output when a "Cell Fail" condition occurs. 0 = Does NOT activate PSD output when a cell fails condition occurs.	Reserved	xT2M xTemp 2 mode control 1 = xT2 monitors FET temp. Cell balance outputs are not shut off when xT2 temperature exceeds Cell Balance limits 0 = xT2 monitors cell temp. (Normal operation.)	TGain External Temp Gain 1= Gain of iT, xT1 and xT2 inputs is 1x. 0 = Gain of iT, xT1 and xT2 inputs is 2x.	CASC Two devices cascaded 1 = The device is cascaded with another device. As such, the cell balance function is disabled. 0 = There is only one device in the system.	PCFETE Precharge FET enable 1 = Precharge FET output turns on instead of the CFET output when any of the cell voltages are below the under the LVCHG threshold. 0= Precharge FET is not used	DOWD Disable Open wire scan 1 = Disable the input open wire detection scan 0 = Enable the input open wire detection scan	OWPSD Open wire PSD 1 = Responds automatically to the input Open Wire condition AND sets PSD. 0 = Responds automatically to the input Open Wire condition and DOES NOT set PSD.
4B	CBDD CB during Discharge 1 = Do balance during discharge 0 = No balance during discharge When both CBDD and CBDC equal "0", cell balance is turned off.	CBDC CB during Charge 1 = Do balance during charge 0 = No balance during charge When both CBDD and CBDC equal "0", cell balance is turned off.	DFODUV DFET on during UV (charging) 1 = Keep DFET on while the pack is charging, regardless of the cell voltage. This minimizes DFET power dissipation during UV, when the pack is charging 0 = Normal DFET operation.	CFODOV CFET on during OV (discharging) 1 = Keep CFET on while the pack is discharging, regardless of the cell voltage. This minimizes CFET power dissipation during OV, when the pack is discharging 0 = Normal CFET operation.	UVLOPD Enable UVLO power-down 1 = The device powers down when detecting an UVLO condition. 0 = When a UVLO condition is detected, the device remains powered.	Reserved	Reserved	CB_EOC Enable CBAL during EOC 1= Cell balance occurs during EOC condition regardless of current direction. 0 = Cell balance turns off during EOC if there is no current flowing.
4C 4F				Rese	erved			
50 57		Available	e to the user (Note		EPROM ow memory assoc	ciated with these r	egisters).	

Registers: Detailed (RAM)

TABLE 16. RAM REGISTER DETAIL (STATUS AND CONTROL)

7	6	5	4	3	2	1	o
CUT	СОТ	DUT	DOT	UVLO	UV	OVLO	ov
Charge under	Charge	Discharge	Discharge	Undervoltage	Undervoltage	Overvoltage	Overvoltage
temp	over-temp	under-temp	over-temp	lockout		lockout	
n external	An external	An external	An external	At least one cell	At least one cell	At least one cell	At least one cell
nermistor	thermistor	thermistor	thermistor	is below the	has an	is above the	has an
nows the temp	shows the	shows the temp	shows the temp	undervoltage	undervoltage	overvoltage	overvoltage
lower than the	temp is higher	is lower than the	is higher than	lockout	condition.	lockout	condition.
nin charge	than the max	min discharge	the max	threshold.		threshold.	
emp limit.	charge temp limit.	temp limit.	discharge temp limit.				
EOCHG	Reserved	OPEN	CELLF	DSC	DOC	COC	IOT
End of charge		Open wire	Cell Fail	Discharge short	Discharge	Charge	Internal
				circuit	overcurrent	overcurrent	over-temp
nd of charge		An open input	Indicates that	Short circuit	Excessive	Excessive	The internal
oltage reached.		circuit is	there is more	current	Discharge	Charge current	sensor indicates
		detected.	than the	detected.	current	detected.	an
			maximum		detected.		over-temperature
			allowable				condition.
			voltage				
			difference between cells.				
LVCHG	INT_SCAN	ECC_FAIL	ECC_USED	DCHING	CHING	CH_PRSNT	LD_PRSNT
Low voltage	Internal Scan	EEPROM Error	EEPROM Error	Discharging	Charging	Chrgr present	Load present
charge	In-Progress	Correct Fail	Correct				
				Indicates that a	Indicates that a	Set to "1" during	_
t least one cell	When this bit is "1" for the	EEPROM error correction	EEPROM error	discharge	charge current	COC, while	DOC or DSC, while
oltage < LVCHG reshold. If set,	duration of the	failed. Two bits	Correction used. One bit failed,	current is detected.	is detected. Charge current	charger is attached.	load attached. (LDMON <
CFET turns on	internal scan.	failed, error not	bit error	Charge current	is flowing into	(CHMON >	threshold.)
stead of CFET.	intomai odani	corrected.	corrected.	is flowing out of	the pack.	threshold.)	If μ CCMON = "0",
		Previous value	00.1100000.1	the pack.	and parent	If μ CLMON = "0",	bit resets
		retained.				bit resets	automatically. If
						automatically. If	μCCMON = "1",
						μ CLMON = "1",	bit resets by µC
						bit resets by µC	read of register.
						read of register.	
Reserved	IN_SLEEP	IN_DOZE	IN_IDLE	CBUV	CBOV	CBUT	СВОТ
	In sleep mode	In doze mode	In Idle mode	Cell balance	Cell balance	Cell balance	Cell balance
	No scans. RGO	Scans every	Scans every	undervoltage	overvoltage	under-temp	over-temp
	remains on,	512ms.	256ms	All cell voltages	All cell voltages	xT1 or xT2	xT1 or xT2
	VREF off.			< the minimum	> the maximum	indicates temp <	indicates temp >
	Monitors for a			allowable cell	allowable cell	allowable cell	allowable cell
	charger or load			balance voltage	balance voltage	balance low	balance high
	connection.			threshold.	threshold.	temperature	temperature
						threshold	threshold
ell balance FET hese bits contro		when the externa	al controller				
CB80N	CB70N	CB60N	CB50N	CB40N	CB3ON	CB20N	CB10N
CB8ON μCCBAL = 1, CE	rna BAL	CB70N ON = 1 and	cB70N CB60N CN = 1 and CBnON bit = 1 the	CB70N CB60N CB50N _ON = 1 and CBnON bit = 1 the cell balance FET	al cell balance operation.	cB70N CB60N CB50N CB40N CB30N _ON = 1 and CBnON bit = 1 the cell balance FET is on.	cB70N CB60N CB50N CB40N CB30N CB20N _ON = 1 and CBnON bit = 1 the cell balance FET is on.

Submit Document Feedback 57 intersil FN7626.3 February 11, 2015

TABLE 16. RAM REGISTER DETAIL (STATUS AND CONTROL) (Continued)

BIT/ ADDR	7	6	5	4	3	2	1	0
8 <u>5</u> (R/W)	Analog MUX cont Voltage monitore scan operation.		icrocontroller over	rides the internal				
	Current Gain Sett Current gain set v microcontroller o	when current is n	nonitored by ADC.	Only used when				
	ADC Conversion S	Start						
	Reserved	ADCSTRT	CG1	CGO	A03	A02	A01	A00
		Ext µC sets this bit to 1 to start a conversion	01 10	x50	0001 0010 0011 0100 0101 0110	A03 2 1 0 0 0 0 0 0 0FF 0 0 0 1 VC1 0 0 1 0 VC2 0 0 1 1 VC3 0 1 0 0 VC4 0 1 0 1 VC5 0 1 1 0 VC6 0 1 1 1 VC7		VC8 Pack current VBAT/16 RGO/2 xT1 xT2 iT OFF
86 (R/W)	CLR_LERR Clear load error	LMON_EN Load monitor enable	CLR_ERR Clear charge error	CMON_EN Charge monitor enable	PSD Pack shut down 1 = PSD on	PCFET Pre-charge FET 1 = PCFET on	CFET Charge FET	DFET Discharge FET 1 = DFET on
	1 = Resets load monitor error condition. This bit is automatically cleared. Only active when µCCMON = 1	1 = Load monitor on 0 = Load monitor off Only active when µCLMON = 1	1 = Resets charge monitor error condition. This bit is automatically cleared. Only active when µCCMON = 1	1 = Charger monitor on 0 = Charger monitor off. Only active when µCCMON = 1	0 = PSD off	1 = PCFET off 0 = PCFET off Bit = 0 if DOC or DSC, unless the automatic response is disabled by μCFET bit. (28)	1 = CFET on 0 = CFET off Bit = 0 if COC, unless the automatic response is disabled by µCFET bit. (28)	1 = DFE1 on 0 = DFET off Bit = 0 if DOC or DSC unless the automatic response is disabled by μCFET bit. (28)
87 (R/W)	Reserved	μCFET μC does FET control 1 = FETs controlled by external μC. 0 = Norm automatic FET control (31), (34)	μCCBAL μC does cell balance 1 = internal balance disabled. μC manages cell balance 0=internal balance enabled. (31)	μCLMON μC does load monitor 1 = Load monitor on 0 = Load monitor off (31)	μCCMON μC does charger mon 1 = charge monitor on 0 = charge monitor off (31)	μCSCAN μC does scan 1 = No auto scan. System controlled by μC. 0 = Normal scan (31), (3333)	OW_STRT Open wire start 1 = Does one open wire scan (bit auto reset to 0) 0 = No scan Only active if DOWD = 1 or µCSCAN = 1	CBAL_ON Cell balance On 1= (CBnON =1) outputs ON 0= Cell bal outputs OFF Only active if μCCBAL= 1.
8 <u>8</u> (R/W)	Reserved	Reserved	Reserved	Reserved	PDWN Power-down 1 = Power-down the device. 0 = Normal operation	SLEEP Set Sleep 1 = Put device into sleep mode. 0 = Normal operation	DOZE Set Doze 1 = Put device into Doze mode. 0 = Normal operation	IDLE Set Idle 1 = Put device into Idle mode 0 = Normal operation.
89 (R/W)	EEPROM Enable							EEEN
	Reserved. These	bits should be ze	ro.					0 = RAM access 1 = EEPROM access

Submit Document Feedback 58 intersil FN7626.3 February 11, 2015

TABLE 17. RAM REGISTER DETAIL (MONITORED VOLTAGES)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9	8	7	6	5	4	3	2	1	0
8A 8B		imum Vo	oltage ge of the o	cell with	the minii	num volt	tage.			 -	HEXval	ue ₁₀ × 095 × 3			-	
	Reserved				CELLMI NB	CELLMI NA	CELLMI N9	CELLMI N8	CELLMI N7	CELLMI N6	CELLMI N5	CELLMI N4	CELLMI N3	CELLMI N2	CELLMI N1	CELLMI NO
8C 8D	Cell Max This is the		oltage ge of the o	cell with	the maxi	mum vol	tage.			 -	HEXval	ue ₁₀ × 095 × 3				
		Res	erved		CELLM AXB	CELLM AXA	CELLM AX9	CELLM AX8	CELLM AX7	CELLM AX6	CELLM AX5	CELLM AX4	CELLM AX3	CELLM AX2	CELLM AX1	CELLM AXO
8E 8F	Pack Current This is the current flowing into or out of the pack. $\frac{\text{HEXvalue}_{10} \times 1.8}{4095 \times \text{Gain} \times \text{SenseR}}$ Polarity identified by CHING and DCHING bits.															
		Rese	erved		ISNSB	ISNSA	ISNS9	ISNS8	ISNS7	ISNS6	ISNS5	ISNS4	ISNS3	ISNS2	ISNS1	ISNS0
90 91	Cell 1 Ve	_	ge of CELI	L1.						H -	HEXval	ue ₁₀ × 095 × 3				
		Res	erved		CELL1 B	CELL1 A	CELL1 9	CELL1 8	CELL1 7	CELL1 6	CELL1 5	CELL1 4	CELL1	CELL1 2	CELL1	CELL1 0
92 93	Cell 2 Ve		ge of CELI	L2.						H -	HEXval	ue ₁₀ × 095 × 3				
		Rese	erved		CELL2 B	CELL2	CELL2 9	CELL2 8	CELL2	CELL2	CELL2 5	CELL2	CELL2	CELL2 2	CELL2	CELL2 0
94 95	Cell 3 Ve	_	ge of CELI	L3.						 -	HEXval	ue ₁₀ × 095 × 3				
		Res	erved		CELL3	CELL3	CELL3	CELL3	CELL3	CELL3	CELL3 5	CELL3	CELL3	CELL3	CELL3	CELL3
96 97	Cell 4 Ve	_	ge of CELI	L4.	1					 -	HEXval	ue ₁₀ × 095 × 3			•	•
		Res	erved		CELL4 B	CELL4 A	CELL4 9	CELL4 8	CELL4	CELL4	CELL4 5	CELL4 4	CELL4	CELL4 2	CELL4	CELL4 0
98 99	1157															
		Res	erved		CELL5 B	CELL5	CELL5	CELL5	CELL5	CELL5	CELL5 5	CELL5	CELL5	CELL5	CELL5	CELL5 0
9A 9B	Cell 6 Ve	_	ge of CELI	L6.						} -	HEXval	ue ₁₀ × 095 × 3				
		Res	erved		CELL6	CELL6	CELL6	CELL6	CELL6	CELL6	CELL6 5	CELL6	CELL6	CELL6	CELL6	CELL6

TABLE 17. RAM REGISTER DETAIL (MONITORED VOLTAGES) (Continued)

				.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		· ···LGIO · ·		_ (OILLD V	JLIAGES	, (00 111111	uou,				
BIT/ Addr	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8	7	6	5	4	3	2	1	0
9C 9D	Cell 7 Voltage This is the voltage of CELL7. $\frac{\text{HEXvalue}_{10} \times 1.8 \times 8}{4095 \times 3}$															
		Res	erved		CELL7	CELL7	CELL7	CELL7	CELL7	CELL7	CELL7 5	CELL74	CELL7	CELL7	CELL7	CELL7
9E 9F	Cell 8 Voltage This is the voltage of CELL8. $\frac{\text{HEXvalue}_{10} \times 1.8 \times 8}{4095 \times 3}$															
		Res	erved		CELL8	CELL8	CELL8	CELL8	CELL8	CELL8	CELL8 5	CELL8	CELL8	CELL8	CELL8	CELL8
A0 A1		l Temper he voltag	ature ge reporte	d by the	ISL9420	3 interna	al tempei	ature se	nsor.		HEXv	alue ₁₀ 4095	× 1.8			
		Res	erved		iTB	iTA	iT9	iT8	iT7	iT6	iT5	iT4	iT3	iT2	iT1	iT0
A2 A3											HEXv	alue ₁₀ 4095	× 1.8			
		Res	erved		xT1B	xT1A	xT19	xT18	xT17	xT16	xT15	xT14	x T13	xT12	x T11	xT10
A4 A5		l 2 Temp he voltag	e rature ge reporte	ed by an	external t	hermisto	or divider	on the x	T2 pin.		HEXv	alue ₁₀ 4095	× 1.8			
		Res	erved		xT2B	xT2A	xT29	xT28	xT27	xT26	xT25	xT24	xT23	xT22	xT21	xT20
A6 A7	VBATT Voltage This is the voltage of Pack. $\frac{\text{HEXvalue}_{10} \times 1.8 \times 32}{4095}$															
		Res	erved		VBB	VBA	VB9	VB8	VB7	VB6	VB5	VB4	VB3	VB2	VB1	VB0
A8 A9	VRGO V This is t	_	ge of ISL9	4203 2.	5V regula	itor.				l -	HEXval	ue ₁₀ × 4095	1.8 × 2			
		Res	erved		RGOB	RGOA	RGO 9	RG0 8	RGO 7	RGO 6	RGO 5	RGO 4	RGO 3	RGO 2	RGO 1	RGO 0
	•															

intersil

TABLE 17. RAM REGISTER DETAIL (MONITORED VOLTAGES) (Continued)

BIT/ ADDR	F 7	E 6	D 5	C 4	B 3	A 2	9 1	8	7	6	5	4	3	2	1	0
AA	14-bit ADC		-													
AB	This is the this value			_						ifHEX	(value ₁₀	_ ≥ 8191	. → (HE) . —		0 - 1638 3191	4) × 1.8
	monitored	voltag	e. Howev	er, when	the µC ta	akes over	the scar	•			1	J		۲	3191	
	value can	be use	ful. This i	is a 2's c	ompleme	ent numb	er.				مام	HE2	Xvalue ₁	0 × 1.8		
											CIS		8191	•		
	Reserv	ed	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC
			D	С	В	Α	9	8	7	6	5	4	3	2	1	0

NOTES:

- 25. A "1" written to a control or configuration bit causes the action to be taken. A "1" read from a status bit indicates that the condition exists.
- 26. "Reserved" indicates that the bit or register is reserved for future expansion. When writing to RAM addresses, write a reserved bit with the value "0". Do not write to reserved registers at addresses 4CH through 4FH, 58H through 7FH or ACH through FFH. Ignore reserved bits that are returned in a read operation.
- 27. The IN_SLEEP bit is cleared on initial power up, by the CHMON pin going high or by the LDMON pin going low.
- 28. When the automatic responses are enabled, these bits are automatically set and reset by hardware when any conditions indicate. When automatic responses are over-ridden, an external microcontroller I²C write operation controls the respective FET and a read of the register returns the current state of the FET drive output circuit (though not the actual voltage at the output pin).
- 29. Setting EEEN to 0 prior to a read or write to the EEPROM area results in a read or write to the shadow memory. Setting EEEN to "1" prior to a read or write from the EEPROM area results in a read or write from the non-volatile array locations.
- 30. Writes to EEPROM registers require that the EEEN bit be set to "1" and all other bits in EEPROM enable register set to "0" prior to the write operation.
- 31. This bit is reset when the Watchdog timer is active and expires.
- 32. The memory is configured as 8 pages of 16 bytes. The I²C can perform a "page write" to write all values on one page in a single cycle.
- 33. Setting this bit to "1" disables all internal voltage and temperature scans. When set to "1", the external μC needs to process all overvoltage, undervoltage, over-temp, under temp and all cell balance operations.
- 34. Short Circuit, Open Wire, Internal Over Temperature, OVLO and UVLO faults, plus Sleep and FETSOFF conditions override the μCFET control bit and automatically force the appropriate power FETs off.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Revision.

DATE	REVISION	CHANGE
DATE February 11, 2015	REVISION FN7626.3	-Updated datasheet applying Intersil's standardsAdded RC circuit to VBATT in Figure 1 on page 1Moved Table of Contents to page 2In the "Pin Descriptions" on page 5 for FETSOFF, add the statement, "This pin should be pulled low when inactive." -Updated VBATT Pin Description on page 6Electrical Specifications, page 8, IVBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" from Test ConditionAbsolute Maximum Ratings, page 8, UyBATT, removed "leakage" to Judated Figure 2, 12, 13 and 30: changed the VBATT series R to 100Ω and VBATT cap to ground to 470nF and the VCn cap to ground to 470nF and the VCn cap to ground to 47nFUpdated Figure 4 on page 16 to show response if LDMON and CHMON are active when device enters SLEEPUpdated Figure 7 on page 17 to show charge pump timing relative to FET turn on/off and corrected the turn on delay timeAdded INT_SCAN bit in RAM location 0x82 in Table 16 on page 57. The addition of the bit is not a change to the device. This bit and descriptions about its use, are provided to make use of a previously undocumented featureAdded INT_SCAN bit to Figure 23 on page 31Moved Sections "PC Board Layout" and "QFN Package" to precede Section "EEPROM" on page 44Section , "PC Board Layout," on page 43, fourth bullet, changed "PCB" to "ground plane" and added new bullet "VDD bypass and charge pump capacitors should use wide temperature and high frequency dielectric (XTR or better) and it is recommended that the rated voltage be 2X the maximum operating voltage." Added a second new bullet, "The charge pump and VD
		 -On Page 52, CBMAX: Changed "If any cell is greater than this voltage" to "If all cell voltages are greater than this voltage". -In Table 16 on page 57, the description for COC is changed to read, "Excessive Charge current detected" and change DOC to read "Excessive Discharge current detected." -Updated the About Intersil verbiage -Updated POD from revision 1 to revision 2 changes are as follows: "added tolerance ± values"
December 5, 2012	FN7626.2	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.


You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.


Reliability reports are also available from our website at www.intersil.com/support


Submit Document Feedback 62 FN7626.3 intersil

Package Outline Drawing


L48.6x6 48 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 7/14








TYPICAL RECOMMENDED LAND PATTERN





DETAIL "X"

NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Submit Document Feedback

63

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Intersil:

ISL94203IRTZ-T ISL94203IRTZ-T7 ISL94203IRTZ