### SY89847U



# 1.5GHz Precision, LVDS 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination

### **General Description**


The SY89847U is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A unique Fail-Safe Input (FSI) protection prevents metastable output conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops significantly below 100mV).

The differential input includes Micrel's unique, 3-pin internal termination architecture that can interface to any differential signal (AC- or DC-coupled) as small as 100mV ( $200\text{mV}_{PP}$ ) without any level shifting or termination resistor networks in the signal path. The outputs are LVDS compatible with very fast rise/fall times guaranteed to be less than 210ps.

The SY89847U operates from a 2.5V  $\pm$ 5% supply and is guaranteed over the full industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The SY89847U is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

All support documentation can be found on Micrel's web site at: <a href="https://www.micrel.com">www.micrel.com</a>.

### **Functional Block Diagram**





#### **Features**

- Selects between two sources, and provides 5 precision LVDS copies
- Fail-Safe Input
  - Prevents outputs from oscillating when input is invalid
- Guaranteed AC performance over temperature and supply voltage:
  - DC-to >1.5GHz throughput
  - <1000ps Propagation Delay (IN-to-Q)</li>
  - <210ps Rise/Fall times</p>
- Ultra-low jitter design:
  - 150fs RMS phase jitter (Typ)
  - 0.7ps<sub>RMS</sub> MUX crosstalk induced jitter
- Unique, patented MUX input isolation design minimizes adjacent channel crosstalk
- Unique, patented internal termination and VT pin accepts DC- and AC-coupled inputs (CML, PECL, LVDS)
- Wide input voltage range VCC to GND
- 2.5V ±5% supply voltage
- -40°C to +85°C industrial temperature range
- Available in 32-pin (5mm x 5mm) QFN package

### **Applications**

- · Fail-safe clock protection
- Ultra-low jitter LVDS clock distribution
- Rack-based Telecom/Datacom

#### **Markets**

- LAN/WAN
- Enterprise servers
- ATE
- · Test and measurement

Precision Edge is a registered trademark of Micrel, Inc.

Oct. 1, 2013

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89847UMG	QFN-32	Industrial	SY89847U with Pb-Free bar-line Indicator	NiPdAu Pb-Free
SY89847UMGTR <sup>(2)</sup>	QFN-32	Industrial	SY89847U with Pb-Free bar-line Indicator	NiPdAu Pb-Free

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC Electricals Only.
- 2. Tape and Reel.

# **Pin Configuration**



# **Pin Description**

Pin Number	Pin Name	Pin Function	
1, 8	VT0, VT1	Input Termination Center-Tap: Each side of a differential input pair terminates to the VT pin. The VT pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection.	
2, 3 6, 7	INO, /INO IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. These inputs accept AC- or DC-coupled signals as small as 100mV. The input pairs internally terminate to a VT pin through $50\Omega$ . Each input has level shifting resistors of $3.72k\Omega$ to VCC. This allows a wide input voltage range from VCC to GND. See Figure 3, Simplified Differential Input Stage for details. Note that these inputs will default to a valid (either HIGH or LOW) state if left open. See "Input Interface Applications" subsection.	
10, 11, 30, 31	GND, Exposed Pad	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pins.	
4	OE	Single-Ended Input: This TTL/CMOS input disables and enables the Q0-Q4 outputs. It is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open. When disabled, Q goes LOW and /Q goes HIGH. OE being synchronous, outputs will be enabled/disabled following a rising and a falling edge of the input clock. $V_{TH} = V_{CC}/2$ .	
5	SEL	Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to logic HIGH state if left open. $V_{TH} = V_{CC}/2$ .	
9, 32	VREF-AC1 VREF-AC0	Reference Voltage: These outputs bias to $V_{CC}$ –1.2V. They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 $\mu$ F low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is $\pm 0.5$ mA. See "Input Interface Applications" subsection.	
12, 13, 16, 19, 22, 25, 28, 29	VCC	Positive Power Supply: Bypass with $0.1\mu F  0.01\mu F $ low ESR capacitors as cl to the $V_{CC}$ pins as possible.	
27, 26 24, 23 21, 20 18, 17 15, 14	Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3 Q4, /Q4	LVDS Differential Output Pairs: Differential copies of the selected input signs. The output swing is typically 325mV. Used and unused outputs must be terminated with $100\Omega$ across the pair (Q, /Q). These differential LVDS output are a logic function of the IN0, IN1, and SEL inputs. See "Truth Table" below	

# **Truth Table**

	Inputs					Outputs		
IN0	/INO	IN1	/IN1	SEL	Q	/Q		
0	1	Х	Х	0	0	1		
1	0	Х	Х	0	1	0		
Х	Х	0	1	1	0	1		
Х	Х	1	0	1	1	0		

# **Absolute Maximum Ratings**(1)

Supply Voltage ( $V_{CC}$ )0.5V to +4.0 Input Voltage ( $V_{IN}$ )0.5V to $V_{C}$ LVPECL Output Current ( $I_{OUT}$ )
Continuous 50m/
Surge100m/
Current (V <sub>T</sub> )
Source or sink on VT pin±100m/
Input Current
Source or sink current on (IN, /IN) ±50m/
Current (V <sub>REF</sub> )
Source or sink current on V <sub>REF-AC</sub> <sup>(4)</sup> ±0.5m/
Maximum operating Junction Temperature125°0
Lead Temperature (soldering, 20sec.)260°0
Storage Temperature (T <sub>s</sub> )–65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> ) Ambient Temperature (T <sub>A</sub> ) Package Thermal Resistance <sup>(3)</sup>	40°C to +85°C
QFN $(\theta_{JA})$	
Still-Air	50°C/V
QFN (ψ JB)	
Junction-to-Board	31°C/V

# DC Electrical Characteristics<sup>(5)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply		2.375	2.5	2.625	V
Icc	Power Supply Current	No load, max V <sub>CC</sub>		90	130	mA
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> )		45	50	55	Ω
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input High Voltage (IN, /IN)		0.1		Vcc	V
V <sub>IL</sub>	Input Low Voltage (IN, /IN)		0		V <sub>IH</sub> -0.1	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 2a. Note 6	0.1		1.0	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing  IN-/IN	See Figure 2b.	0.2			V
V <sub>IN_FSI</sub>	Input Voltage Threshold that Triggers FSI			30	100	mV
V <sub>REF-AC</sub>	Output Reference Voltage	$I_{VREF-AC} = \pm 0.5 \text{mA}$	V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V
V <sub>T_IN</sub>	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. θ<sub>JA</sub> and ψ<sub>JB</sub> values are determined for a 4-layer board in still air unless otherwise stated.
- Due to the limited drive capability, use for input of the same package only.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. V<sub>IN</sub> (max) is specified when V<sub>T</sub> is floating.

# LVDS Outputs DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = +2.5V ±5%,  $R_L$  = 100 $\Omega$  across the outputs;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Swing (Q, /Q)	See Figure 2a	250	325		mV
$V_{DIFF\_OUT}$	Differential Output Voltage Swing  Q - /Q	See Figure 2b	500	650		mV
V <sub>OCM</sub>	Output Common Mode Voltage (Q, /Q)	See Figure 5b	1.125	1.20	1.275	V
$\Delta V_{OCM}$	Change in Common Mode Voltage (Q, /Q)	See Figure 5b	-50		+50	mV

# LVTTL/CMOS DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = 2.5V ±5;  $T_A$  = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current		-125		30	μA
I <sub>IL</sub>	Input LOW Current		-300			μA

#### Note:

<sup>7.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# AC Electrical Characteristics<sup>(8)</sup>

 $V_{CC} = 2.5 \text{V} \pm 5\%$ ,  $R_L = 100 \Omega$  across the outputs, Input  $t_r/t_f \leq 300 \text{ps}$ ;  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ , unless otherwise stated.

Symbol	Parameter		Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Operating Frequency		V <sub>OUT</sub> ≥ 200mV, V <sub>IN</sub> ≥ 200mV	1.5	2.0		GHz
			$V_{OUT} \ge 200 \text{mV}, V_{IN} \ge 100 \text{mV}$	1.0	1.5		GHz
t <sub>pd</sub>	Differential Propagation Del	ay	Tpd varies with input tr/tf				
	IN-to-Q		100mV < V <sub>IN</sub> ≤ 200mV, Note 9	600	820	1100	ps
	IN-to-Q		200mV < V <sub>IN</sub> ≤ 800mV, Note 9	500	720	1000	ps
	SEL-to-Q		$V_{TH} = V_{CC}/2$	400	600	800	ps
ts OE	Set-up Time	OE-to-IN	Note 10	300			ps
t <sub>H</sub> OE	Hold Time	IN-to-OE	Note 10	800			ps
t <sub>pd</sub> Tempco	Differential Propagation Del Temperature Coefficient	ay			256		fs/°C
t <sub>SKEW</sub>	Output-to-Output Skew		Note 11		5	20	ps
	Input-to-Input Skew		Note 12		5	15	ps
	Part-to-Part Skew		Note 13			300	ps
t <sub>JITTER</sub>	RMS Phase Jitter		Output = 622MHz				
			Integration Range – 12kHz – 20MHz		150		fs
	Crosstalk-Induced Jitter		Note 14			0.7	ps <sub>RMS</sub>
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Time (20% to 80%)		At full output swing.	70	120	210	ps
	Duty Cycle		V <sub>IN</sub> >200mV	47		53	%
			100mV <u>&lt;</u> V <sub>IN</sub> <u>&lt;</u> 200mV	45		55	

#### Notes:

- 8. High-frequency AC-parameters are guaranteed by design and characterization.
- Propagation delay is measured with input t<sub>r</sub>, t<sub>t</sub> ≤ 300ps (20% to 80%). The propagation delay is a function of the rise and fall times at IN. See "Typical Operating Characteristics" for details.
- 10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold do not apply.
- 11. Output-to-Output skew is measured between two different outputs under identical transitions.
- 12. Input-to-Input skew is the time difference between the two inputs to one output, under identical input transitions.
- 13. Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- 14. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.

### **Functional Description**

#### Clock Select (SEL)

SEL is an asynchronous TTL/CMOS compatible input that selects one of the two input signals. Internal  $25k\Omega$  pull-up resistor defaults the input to logic HIGH if left open. Input switching threshold is  $V_{CC}/2$ . Refer to Figure 1a.

#### Output Enable (OE)

OE is a synchronous TTL/CMOS compatible input that enables/disables the outputs based on the input to this pin. The enable function is synchronous so that the clock outputs will be enabled or disabled following a rising and a falling edge of the input clock. Refer to Figure 1b. Internal 25k $\Omega$  pull-up resistor defaults the input to logic HIGH if left open. Input switching threshold is  $V_{\rm CC}/2$ .

#### Fail-Safe Input (FSI)

The input includes a special fail-safe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below  $100 \text{mV}_{PK}$  ( $200 \text{mV}_{PP}$ ), typically  $30 \text{mV}_{PK}$ . Refer to Figure 1d.

#### Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing such that the voltage swing across the input pair is significantly less than 100mV, FSI function will eliminate a metastable condition and latch the outputs to the last valid state. No ringing and no undetermined state will occur at the output under these conditions. The output recovers to normal operation once the input signal returns to a valid state with a typical swing greater than 30mV.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Operating Characteristics" for detailed information.

# **Timing Diagrams**




Figure 1a. SEL-to-Q Delay




Figure 1b. Enable Output Timing Diagram




Figure 1c. Propagation Delay




Figure 1d. Fail-Safe Feature







Figure 1e. Setup and Hold Time


### **Typical Operating Characteristics**


 $V_{CC}$  = 2.5V, GND = 0V,  $t_r/t_f \le 300 ps$ ,  $V_{IN}$  = 100mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = 25°C, unless otherwise stated.














#### **Functional Characteristics**

 $V_{CC} = 2.5 \text{V}, \text{ GND} = 0 \text{V}, \text{ V}_{\text{IN}} = 250 \text{mV}, \text{ R}_{\text{L}} = 100 \Omega \text{ across the outputs, } \text{T}_{\text{A}} = 25 ^{\circ}\text{C}, \text{ unless otherwise stated.}$ 







500MHz Clock



#### 1GHz Clock



#### 1.5GHz Clock



SY89847U Micrel, Inc.

# **Single-Ended and Differential Swings**



Figure 2a. Single-Ended Voltage Swing




Figure 2b. Differential Voltage Swing

# **Input Stage**




Figure 3. Simplified Differential Input Stage

# **Input Interface Applications**




Figure 4a. LVPECL Interface (DC-Coupled)





Figure 4b. LVPECL Interface (AC-Coupled)



Option: may connect  $V_T$  to  $V_{CC}$ 

Figure 4c. CML Interface (DC-Coupled)




Figure 4d. CML Interface (AC-Coupled)




Figure 4e. LVDS Interface (DC-Coupled)

### **LVDS Output Interface Applications**

LVDS specifies a small swing of 325mV typical, on a nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in the ground between and LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




Figure 5a. LVDS Differential Measurement






Figure 5b. LVDS Common Mode Measurement

### **Related Product and Support Documentation**


Part Number	Function	Data Sheet Link
SY89846U	1.5GHz Precision, LVPECL 1 :5 Fanout with 2 :1 MUX and Fail Safe Input with Internal Termination	www.micrel.com/product-info/products/sy89846u.shtml.
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml

### **Package Information**





 $\square M$ 



NOTE

- 3.
- TE:
  ALL DIMENSIONS ARE IN MILLIMETERS.
  MAX. PACKAGE WARPAGE IS 0.05 mm.
  MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
  PIN #1 ID ON TOP WILL BE LASSER/INK MARKED.
  DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED
  BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
  APPLIED ONLY FOR TERMINALS.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

SIDE VIEW

32-Pin (5mm x 5mm) QFN

#### Packages Notes:

- 1. Package meets Level 2 Moisture Sensitivity Classification.
- 2. All parts are dry-packed before shipment.
- 3. Exposed pad must be soldered to a ground for proper thermal management.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel. Inc.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Micrel:

SY89847UMG SY89847UMG TR