











TLV62565, TLV62566

SLVSBC1C - OCTOBER 2013-REVISED JULY 2015

# TLV6256x 1.5-A High Efficiency Step-Down Converters in SOT-23 5-Pin Package

### Features

- 2.7-V to 5.5-V Input Voltage Range
- 1.5-MHz Typical Switching Frequency
- Output Current up to 1.5 A (Max)
- Adaptive On-Time Current Control
- Power Save Mode for Light Load Efficiency
- 50-µA Operating Quiescent Current
- Up to 95% Efficiency
- Over Current Protection
- 95% Maximum Duty Cycle
- Excellent AC and Transient Load Response
- Power Good Output, TLV62566
- Internal Soft Startup of 250 µs (Typ)
- Adjustable Output Voltage
- Thermal Shutdown Protection
- Available in SOT-23 5-Pin Package

# **Applications**

- Portable Devices
- **DSL Modems**
- Hard Disk Drivers
- Set Top Box
- **Tablet**

### 3 Description

The TLV62565/6 devices are synchronous step-down converters optimized for small solution size and high efficiency. The devices integrate switches capable of delivering an output current up to 1.5 A.

The devices are based on an adaptive on time with valley current mode control scheme. Typical operating frequency is 1.5 MHz at medium to heavy loads. The devices are optimized to achieve very low output voltage ripple even with small external components and feature an excellent load transient response.

During a light load, the TLV62565/6 automatically enter into Power Save Mode at the lowest guiescent current (50 µA typ) to maintain high efficiency over the entire load current range. In shutdown, the current consumption is reduced to less than 1 µA.


The TLV62565/6 provide an adjustable output voltage via an external resistor divider. The output voltage start-up ramp is controlled by an internal soft start, typically 250 µs. Power sequencing is possible by configuring the Enable (TLV62565) and Power Good (TLV62566) pins. Other features like over current protection and over temperature protection are builtin. The TLV62565/6 devices are available in a SOT-23 5-pin package.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV62565, TLV62566	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic



# **Efficiency vs Load Current**





1	Features 1		10.4 Device Functional Modes	12
2	Applications 1	11	Application and Implementation	13
3	Description 1		11.1 Application Information	13
4	Simplified Schematic 1		11.2 Typical Application	13
5	Revision History2	12	Power Supply Recommendations	17
6	Device Comparison Table3	13	Layout	18
7	Pin Configuration and Functions		13.1 Layout Guidelines	18
8	Specifications		13.2 Layout Example	18
•	8.1 Absolute Maximum Ratings		13.3 Thermal Considerations	18
	8.2 ESD Ratings	14	<b>Device and Documentation Support</b>	19
	8.3 Recommended Operating Conditions		14.1 Device Support	19
	8.4 Thermal Information		14.2 Documentation Support	19
	8.5 Electrical Characteristics		14.3 Related Links	19
	8.6 Typical Characteristics		14.4 Community Resources	19
9	Parameter Measurement Information		14.5 Trademarks	19
10			14.6 Electrostatic Discharge Caution	19
10	10.1 Overview		14.7 Glossary	19
	10.1 Overview	15	Mechanical, Packaging, and Orderable	
	10.3 Feature Description		Information	20
	10.5 Feature Description			

# **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cr	hanges from Revision B (December 2014) to Revision C	Page
<u>•</u>	Changed device From: TLV62566 to TLV62565 for EN in the Device Comparison Table	3
Cł	hanges from Revision A (November 2014) to Revision B	Page
•	Added Storage temperature to Absolute Maximum Ratings	4
•	Changed Handling Ratings to ESD Ratings	4
•	Deleted Storage temperature from ESD Ratings	4
<u>•</u>	Changed Thermal Information to Thermal Considerations and moved to Layout section	18
Cł	hanges from Original (October 2013) to Revision A	Page
•	Changed Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	1
	Support section, and Mechanical, Packaging, and Orderable Information section	
•	Added " $T_A = -40$ °C to 85°C" to the $V_{FB}$ , Feedback regulation voltage Test Conditions	
•	Added V <sub>FB</sub> , Feedback regulation voltage Test Conditions and values for "PWM operation, T <sub>A</sub> = 85°C"	5



# 6 Device Comparison Table

PART NUMBER	FUNCTION
TLV62565	EN
TLV62566	PG

# 7 Pin Configuration and Functions



**Pin Functions** 

PIN		PIN			
NAME	NUMBER TLV62565 TLV62566		I/O/PWR	DESCRIPTION	
NAIVIE					
EN	1	_	I	Device enable logic input. Logic HIGH enables the device, logic low disables the device and turns it into shutdown.	
FB	5	5	1	Feedback pin for the internal control loop. Connect this pin to the external feedback divider.	
GND	2	2	PWR	Ground pin.	
PG	_	1	0	Power Good open drain output. This pin is high impedance if the output voltage is within regulation. It is pulled low if the output is below its nominal value. It is also in logic low when $V_{\text{IN}}$ below UVLO or thermal shutdown triggers.	
SW	3	3	PWR	Switch pin connected to the internal MOSFET switches and inductor terminal. Connect the inductor of the output filter to this pin.	
VIN	4	4	PWR	Power supply voltage input.	



# 8 Specifications

### 8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
	VIN, EN,PG		-0.3	7	V
Voltage <sup>(2)</sup>	SW		-0.3	V <sub>IN</sub> +0.3	V
	FB		-0.3	3.6	V
Sink current, I <sub>PG</sub>	PG			660	μΑ
Continuous total power dissipa	ation	See Thermal Information			
Operating junction temperature	e, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>			<del>-</del> 65	150	ô

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

#### 8.2 ESD Ratings

			VALUE	UNIT
, Electrostatic	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
$V_{(ESD)}$	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 8.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage, VIN	2.7		5.5	V
T <sub>A</sub>	Operating ambient temperature	-40		85	°C

<sup>(1)</sup> Refer to the Application and Implementation section for further information.

#### 8.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TLV62565, TLV62566	LIMIT
	THERMAL METRIC"	DBV (5 Pins)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	208.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	35.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 8.5 Electrical Characteristics

Over recommended free-air temperature range,  $V_{IN} = 3.6 \text{ V}$ ,  $T_A = -40 ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ , typical values are at  $T_A = 25 ^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	,				<u>.</u>	
V <sub>IN</sub>	Input voltage		2.7		5.5	V
IQ	Quiescent current into VIN pin	I <sub>OUT</sub> = 0 mA, Not switching		50		uA
	Under voltage lock out	V <sub>IN</sub> falling		2.2	2.3	V
$V_{UVLO}$	Under voltage lock out hysteresis			200		mV
_	Thermal shutdown	Junction temperature rising		150		°C
$T_{JSD}$	Thermal shutdown hysteresis	Junction temperature falling below T <sub>JSD</sub>		20		٠.
LOGIC II	NTERFACE, TLV62565					
V <sub>IH</sub>	High-level input voltage	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	1.2			V
$V_{IL}$	Low-level input voltage	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V			0.4	V
I <sub>SD</sub>	Shutdown current into VIN pin	EN = LOW		0.1	1	μA
I <sub>EN,LKG</sub>	EN leakage current			0.01	0.16	μA
POWER	GOOD, TLV62566					
1/	Power Good low threshold	V <sub>FB</sub> falling referenced to V <sub>FB</sub> nominal		90%		
$V_{PG}$	Power Good high threshold	V <sub>FB</sub> risng referenced to V <sub>FB</sub> nominal		95%		
$V_L$	Low level voltage	$I_{sink} = 500 \mu A$			0.4	V
$I_{PG,LKG}$	PG Leakage current	V <sub>PG</sub> = 5.0 V		0.01	0.17	μΑ
OUTPUT	Г					
$V_{OUT}$	Output voltage		0.6		$D_{MAX}.V_{IN}$	V
		PWM operation, T <sub>A</sub> = -40°C to 85°C	0.588	0.6	0.612	V
$V_{FB}$	Feedback regulation voltage	PWM operation, T <sub>A</sub> = 85°C	0.594	0.6	0.606	V
		PFM comparator threshold		0.9%		
$I_{FB}$	Feedback input bias current	$V_{FB} = 0.6 V$		10	100	nA
D	High-side FET on resistance	$I_{SW} = 500 \text{ mA}, V_{IN} = 3.6 \text{ V}$		173		mΩ
R <sub>DS(on)</sub>	Low-side FET on resistance	$I_{SW} = 500 \text{ mA}, V_{IN} = 3.6 \text{ V}$		105		11122
$I_{\text{LIM,LS}}$	Low-side FET valley current limit		1.5			Α
I <sub>LIM,HS</sub>	High-side FET peak current limit		1.8			Α
$f_{SW}$	Switching frequency			1.5		MHz
D <sub>MAX</sub>	Maximum duty cycle			95%		
t <sub>OFF,MIN</sub>	Minimum off time			40		ns




# 8.6 Typical Characteristics


# Table 1. Table of Graphs

		FIGURE
	vs Load current (V <sub>OUT</sub> = 1.8 V, V <sub>IN</sub> = 2.7 V, 3.6 V, 5.5 V)	Figure 1
Efficiency	vs Load current (V <sub>OUT</sub> = 1.2 V, V <sub>IN</sub> = 2.7 V, 3.6 V, 5.5 V)	Figure 2
	vs Load current (V <sub>OUT</sub> = 3.3 V, V <sub>IN</sub> = 4.2 V, 5.5 V)	Figure 3
Output voltage	vs Input voltage (Line regulation, V <sub>OUT</sub> = 1.8 V, Load = 0.5 A,1 A,1.5 A)	Figure 4
Output voltage	vs Load current (Load regulation, V <sub>OUT</sub> = 1.8 V, V <sub>IN</sub> = 2.7 V, 3.6 V, 5.5 V)	Figure 5
Quiescent current	vs Input voltage	Figure 6
D	vs Input voltage, High-Side FET	Figure 7
R <sub>DS(on)</sub>	vs Input voltage, Low-Side FET	Figure 8
Switching frequency	vs Load current, V <sub>OUT</sub> = 1.8 V	Figure 9










# 9 Parameter Measurement Information



**Table 2. List of Components** 

REFERENCE	DESCRIPTION	MANUFACTURER
C1	4.7 μF, Ceramic Capacitor, 6.3 V, X5R, size 0603, GRM188R60J475ME84	Murata
C2	10 μF, Ceramic Capacitor, 6.3 V, X5R, size 0603, GRM188R60J106ME84	Murata
L1	2.2 µH, Power Inductor, 2.5 A, size 4mmx4mm, LQH44PN2R2MP0	Murata
R1,R2	Chip resistor,1%,size 0603	Std.



## 10 Detailed Description

#### 10.1 Overview

The TLV62565/6 device family includes two high-efficiency synchronous step-down converters. Each device operates with an adaptive on-time control scheme, which is able to dynamically adjust the on-time duration based on the input voltage and output voltage so that it can achieve relative constant frequency operation. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the V<sub>IN</sub>/V<sub>OUT</sub> ratio, a simple circuit sets the required on time for the high-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current. At the beginning of each switching cycle, the high-side switch is turned on and the inductor current ramps up to a peak current that is defined by on time and inductance. In the second phase, once the on time expires, the high-side switch is turned off while the low-side switch is being turned on. The current through the inductor then decays until triggering the valley current limit determined by the output of the error amplifier. Once this occurs, the on timer is set to turn the high-side switch back on again and the cycle is repeated.

The TLV62565/6 device family offers excellent load transient response with a unique fast response constant ontime valley current mode. The switching frequency changes during load transition so that the output voltage comes back in regulation faster than a traditional fixed PWM control scheme. Figure 10 shows the operation principles of the load transient response of the TLV62565/6. Internal loop compensation is integrated which simplifies the design process while minimizing the number of external components. At light load currents the device automatically operates in Power Save Mode with pulse frequency modulation (PFM).




Figure 10. Operation in Load Transient



# 10.2 Functional Block Diagrams




Figure 11. TLV62565 Functional Block Diagram




Figure 12. TLV62566 Functional Block Diagram

Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated



#### 10.3 Feature Description

#### 10.3.1 Power Save Mode

The device integrates a Power Save Mode with PFM to improve efficiency at light load. In Power Save Mode, the device only switches when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and stops switching when the output voltage is higher than the set threshold voltage. PFM is exited and PWM mode entered in case the output current can no longer be supported in Power Save Mode. The threshold of the PFM comparator is typically 0.9% higher than the normal reference voltage. Figure 13 shows the details of PFM/PWM mode transition.




Figure 13. Output Voltage in PFM/PWM Mode

#### 10.3.2 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic HIGH. Accordingly, a logic LOW disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

#### 10.3.3 Soft Start

After enabling the device, internal soft-start circuitry monotonically ramps up the output voltage which reaches nominal output voltage during a soft-start time of 250 µs (typical). This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

If the output voltage is not reached within the soft-start time, such as in the case of a heavy load, the converter enters regular operation. The TLV62565/6 are able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

#### 10.3.4 Switch Current Limit

Copyright © 2013-2015, Texas Instruments Incorporated

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition.

The TLV62565/6 adopt valley current control by sensing the current of the low-side MOSFET. Once the low-side valley switch current limit is tripped, the low-side MOSFET is turned off and limits the inductor's valley current. The high-side current is also limited which is determined by the on time of the high-side MOSFET and inductor value calculated by Equation 1. For example, with 3.6  $V_{IN}$  to 1.8  $V_{OUT}$  and 2.2- $\mu H$  specification, the peak current limit is approximately 1.97 A with a typical valley current limit of 1.7 A.

Additionally, there is a secondary high-side current limit (typical 2 A) to prevent the current from going too high, which is shown in Figure 14. Due to the internal propagation delay, the real current limit value might be higher than the static current limit in the electrical characteristics table.

(1)

### **Feature Description (continued)**




Figure 14. Switch Current Limit

$$\begin{split} I_{\textit{PEAK,LIMIT}} &= I_{\textit{VALLEY,LIMIT}} + \Delta I_{L} \\ \Delta I_{L} &= \frac{V_{\textit{OUT}}}{L} \times \frac{(1-D)}{f_{\textit{SW}}} \end{split}$$

where:

- I<sub>PEAK,LIMIT</sub> is the high-side peak current limit
- I<sub>VALLEY,LIMIT</sub> is the low-side valley current limit

#### 10.3.5 Power Good

The TLV62566 integrates a Power Good output going low when the output voltage is below its nominal value. The Power Good output stays high impedance once the output is above 95% of the regulated voltage and is low once the output voltage falls below typically 90% of the regulated voltage. The PG pin is an open drain output and is specified to sink typically up to 0.5 mA. The Power Good output requires a pull-up resistor connected to any voltage lower than 5.5 V. When the device is off due to UVLO or thermal shutdown, the PG pin is pulled to logic low.

#### 10.4 Device Functional Modes

## 10.4.1 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than  $V_{UVLO}$  with  $V_{HYS}$   $_{UVLO}$  hysteresis.

#### 10.4.2 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds typically  $T_{JSD}$ . Once the device temperature falls below the threshold with hysteresis, the device returns to normal operation automatically. Power Good is pulled low when thermal protection is triggered.

Submit Documentation Feedback



# 11 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 11.1 Application Information

The TLV6256x devices are synchronous step-down converters optimized for small solution size and high efficiency. The devices integrate switches capable of delivering an output current up to 1.5 A.

# 11.2 Typical Application

TLV62565 2.7-V to 5.5-V input, 1.2-V output converter.




Figure 15. TLV62565 1.2-V Output Application

#### 11.2.1 Design Requirements

#### 11.2.1.1 Output Filter Design

The inductor and output capacitor together provide a low-pass frequency filter. To simplify this process, Table 3 outlines possible inductor and capacitor value combinations.

**Table 3. Matrix of Output Capacitor and Inductor Combinations** 

L [μH] <sup>(1)</sup>	С <sub>оит</sub> [µF] <sup>(2) (3)</sup>										
	4.7	10	22	47	100						
1											
2.2		+(4)	+(4)	+(4)							
4.7											

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) For low output voltage applications (≤ 1.2 V), more output capacitance is recommended (usually ≥ 22 μF) for smaller ripple.
- (4) Typical application configuration. '+' indicates recommended filter combinations.



#### 11.2.1.2 Inductor Selection

The main parameters for inductor selection is inductor value and then saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 2 is given:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

#### where:

- I<sub>OUT MAX</sub> is the maximum output current
- ΔI<sub>L</sub> is the inductor current ripple
- f<sub>SW</sub> is the switching frequency
- · L is the inductor value

(2)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than  $I_{L,MAX}$ . In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor. The recommended inductors are listed in Table 4.

**Table 4. List of Recommended Inductors** 

INDUCTANCE [µH]	CURRENT RATING [mA]	DIMENSIONS L x W x H [mm <sup>3</sup> ]	DC RESISTANCE [mΩ typ]	TYPE	MANUFACTURER
2.2	2500	4 x 3.7 x 1.65	49	LQH44PN2R2MP0	Murata
2.2	3000	4 x 4 x 1.8	50	NRS4018T2R2MDGJ	Taiyo Yuden

#### 11.2.1.3 Input and Output Capacitor Selection

The input capacitor is the low impedance energy source for the converter that helps provide stable operation. The closer the input capacitor is placed to the  $V_{IN}$  and GND pins, the lower the switch ring. A low ESR multilayer ceramic capacitor is recommended for best filtering. For most applications, 4.7- $\mu$ F input capacitance is sufficient; a larger value reduces input voltage ripple.

The architecture of the TLV62565/6 allow use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep its resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. The TLV62565/6 are designed to operate with an output capacitance of 10  $\mu$ F to 47  $\mu$ F, as outlined in Table 3.

Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated



#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Setting the Output Voltage

An external resistor divider is used to set output voltage. By selecting R1 and R2, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is  $V_{FB}$ . Equation 3, Equation 4, and Equation 5 can be used to calculate R1 and R2.

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5  $\mu$ A for the feedback current I<sub>FB</sub>. Larger currents through R2 improve noise sensitivity and output voltage accuracy but increase current consumption.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$
 (3)

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.6V}{5\mu A} = 120k\Omega \tag{4}$$

$$R1 = R2 \times (\frac{V_{OUT}}{V_{FB}} - 1) = R2 \times (\frac{V_{OUT}}{0.6V} - 1)$$
(5)

#### 11.2.2.2 Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I<sub>1</sub>
- Output ripple voltage, V<sub>OUT(AC)</sub>


These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination. Applications with the recommended L-C combinations in Table 3 are designed for good loop stability as well as fast load transient response.

As a next step in the evaluation of the regulation loop, the load transient response is illustrated. The TLV62565/6 use a constant on time with valley current mode control, so the on time of the high-side MOSFET is relatively consistent from cycle to cycle when a load transient occurs. Whereas the off time adjusts dynamically in accordance with the instantaneous load change and brings  $V_{\text{OUT}}$  back to the regulated value.

During recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot, or ringing which helps judge the stability of the converter. Without any ringing, the loop usually has more than 45° of phase margin.




### 11.2.3 Application Performance Curves



Submit Documentation Feedback

Copyright © 2013–2015, Texas Instruments Incorporated





# 12 Power Supply Recommendations

The power supply to the TLV62565 and TLV62566 needs to have a current rating according to the supply voltage, output voltage and output current of the TLV62565 and TLV62566.




# 13 Layout

#### 13.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62565 devices.

- The input/output capacitors and the inductor should be placed as close as possible to the IC.
- This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance.
- A common power GND should be used.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB is a signal trace.
- Special care should be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small.
- GND layers might be used for shielding.
- Keep these traces away from SW nodes.

## 13.2 Layout Example



Note: PG connected to VIN via R3, EN direct connect to VIN

Figure 24. TLV62565 Layout

#### 13.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.

Submit Documentation Feedback



## 14 Device and Documentation Support

#### 14.1 Device Support

#### 14.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 14.2 Documentation Support

#### 14.2.1 Related Documentation

Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)

Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report (SZZA017)

#### 14.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV62565	Click here	Click here	Click here	Click here	Click here
TLV62566	Click here	Click here	Click here	Click here	Click here

#### 14.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 14.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 14.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 14.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Jul-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62565DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIK	Samples
TLV62565DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIK	Samples
TLV62566DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIL	Samples
TLV62566DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIL	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

15-Jul-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jul-2015

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62565DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV62565DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV62566DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV62566DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 16-Jul-2015



\*All dimensions are nominal

7 III GITTIOTOTOTO GEO TIOTTIITGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62565DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV62565DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV62566DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV62566DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Texas Instruments:** 

TLV62565DBVR TLV62565DBVT