

Sample &

Buv





SBVS235A-OCTOBER 2014-REVISED DECEMBER 2014

## TLV733P Capacitor-Free, 300-mA, Low-Dropout Regulator in a 1-mm × 1-mm SON Package

Technical

Documents

### 1 Features

- Input Voltage Range: 1.4 V to 5.5 V
- Stable Operation With or Without Capacitors
- Foldback Overcurrent Protection
- · Packages:
  - 1.0-mm × 1.0-mm X2SON (4)
  - SOT-23 (5)
- Very Low Dropout: 122 mV at 300 mA (3.3 V<sub>OUT</sub>)
- Accuracy: 1% typical, 1.4% maximum
- Low I<sub>Ω</sub>: 34 μA
- Available in Fixed-Output Voltages: 1.0 V to 3.3 V
- High PSRR: 50 dB at 1 kHz
- Active Output Discharge

### 2 Applications

- Tablets
- Smartphones
- Notebook and Desktop Computers
- Portable Industrial and Consumer Products
- WLAN and Other PC Add-On Cards
- Camera Modules

## 3 Description

Tools &

Software

The TLV733 series of low-dropout linear regulators (LDOs) are ultra-small, low quiescent current LDOs that can source 300 mA with good line and load transient performance. These devices provide a typical accuracy of 1%.

Support &

Community

29

The TLV733 series is designed with a modern capacitor-free architecture to ensure stability without an input or output capacitor. The removal of the output capacitor allows for a very small solution size, and can eliminate inrush current at startup. However, the TLV733 series is also stable with ceramic output capacitors if an output capacitor is necessary. The TLV733 also provides foldback current control during device power-up and enabling if an output capacitor is used. This functionality is especially important in battery-operated devices.


The TLV733 provides an active pull-down circuit to quickly discharge output loads when disabled.

The TLV733 series is available in standard DBV (SOT-23) and DQN (X2SON) packages.


| Device | Inform | ation <sup>(1)</sup> |
|--------|--------|----------------------|
|--------|--------|----------------------|

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)   |
|-------------|------------|-------------------|
| TI \/722D   | SOT-23 (5) | 2.90 mm × 1.60 mm |
| TLV733P     | X2SON (4)  | 1.00 mm × 1.00 mm |

(1) For all available packages, see the package option addendum at the end of the data sheet.



### **Dropout Voltage vs Output Current**



2

## Table of Contents

| 1<br>2<br>3 | Features       1         Applications       1         Description       1 |                                    |  |  |  |  |  |  |
|-------------|---|------------------------------------|--|--|--|--|--|--|
| 4           |   | ision History 2                    |  |  |  |  |  |  |
| 5           | Pin   | Configuration and Functions 3      |  |  |  |  |  |  |
| 6           | Spe   | cifications 4                      |  |  |  |  |  |  |
|             | 6.1   | Absolute Maximum Ratings 4         |  |  |  |  |  |  |
|             | 6.2   | ESD Ratings 4                      |  |  |  |  |  |  |
|             | 6.3   | Recommended Operating Conditions 4 |  |  |  |  |  |  |
|             | 6.4   | Thermal Information 4              |  |  |  |  |  |  |
|             | 6.5   | Electrical Characteristics5        |  |  |  |  |  |  |
|             | 6.6   | Typical Characteristics 6          |  |  |  |  |  |  |
| 7           | Deta  | ailed Description 12               |  |  |  |  |  |  |
|             | 7.1   | Overview                           |  |  |  |  |  |  |
|             | 7.2   | Functional Block Diagram 12        |  |  |  |  |  |  |
|             | 7.3   | Feature Description                |  |  |  |  |  |  |

|    | 7.4  | Device Functional Modes                  | 14 |
|----|------|--|----|
| 8  | Appl | ication and Implementation               | 15 |
|    | 8.1  | Application Information                  | 15 |
|    | 8.2  | Typical Applications                     | 17 |
| 9  | Powe | er-Supply Recommendations                | 19 |
| 10 | Layo | out                                      | 19 |
|    | 10.1 | Layout Guidelines                        | 19 |
|    |      | Layout Examples                          |    |
| 11 | Devi | ce and Documentation Support             | 20 |
|    | 11.1 | Device Support                           | 20 |
|    | 11.2 | Documentation Support                    | 20 |
|    |      | Trademarks                               |    |
|    | 11.4 | Electrostatic Discharge Caution          | 20 |
|    | 11.5 | Glossary                                 | 20 |
| 12 |      | hanical, Packaging, and Orderable mation | 20 |

## 4 Revision History

| С | changes from Original (October 2014) to Revision A  | Page |
|---|---|------|
| • | Changed top page header information for data sheet to reflect device family instead of individual devices | 1    |
| • | Changed Input Voltage Range Features bullet to be first in list   | 1    |
| • | Changed Typical Application Circuit on front page; corrected error in optional capacitor identification   | 1    |
| • | Changed format of I/O column contents and order of packages in Pin Functions table                        | 3    |
| • | Moved storage temperature range specification to Absolute Maximum Ratings table                           | 4    |
| • | Changed Handling Ratings table title to ESD Ratings, updated table format                                 | 4    |
| • | Added new first row to the V <sub>DO</sub> parameter in the <i>Electrical Characteristics</i> table       | 5    |
| • | Changed condition text for Figure 34  | 16   |
| • | Added Evaluation Module subsection  | 20   |
| • | Deleted Related Links section   | 20   |


### XAS STRUMENTS

www.ti.com



#### TLV733P SBVS235A-OCTOBER 2014-REVISED DECEMBER 2014

## 5 Pin Configuration and Functions



### **Pin Functions**

| PIN   |               |     |              |  |
|-------|---------------|-----|--------------|--|
|       | N             | 0.  |              |  |
| NAME  | DQN           | DBV | I/O          | DESCRIPTION  |
| EN    | 3             | 3   | Ι            | Enable pin. Drive EN greater than 0.9 V to turn on the regulator.<br>Drive EN less than 0.35 V to put the LDO into shutdown mode.  |
| GND   | 2             | 2   | — Ground pin |  |
| IN    | 4             | 1   | Ι            | Input pin. A small capacitor is recommended from this pin to ground.<br>See the <i>Input and Output Capacitor Selection</i> section for more details.  |
| NC    | N/A           | 4   | _            | No internal connection   |
| OUT   | 1             | 5   | 0            | Regulated output voltage pin. For best transient response, use a small 1-µF ceramic capacitor from this pin to ground. See the <i>Input and Output Capacitor Selection</i> section for more details. |
| Therm | Thermal pad — |     | _            | The thermal pad is electrically connected to the GND node.<br>Connect to the GND plane for improved thermal performance.   |

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted); all voltages are with respect to GND<sup>(1)</sup>

|                               |   | MIN        | МАХ                     | UNIT |
|-------------------------------|---|------------|-------------------------|------|
|                               | V <sub>IN</sub>                             | -0.3       | 6.0                     | V    |
| Voltage                       | V <sub>EN</sub>                             | -0.3       | V <sub>IN</sub> + 0.3 V | V    |
|                               | V <sub>OUT</sub>                            | -0.3       | 3.6                     | V    |
| Current                       | I <sub>OUT</sub>                            | Interna    | Internally limited      |      |
| Output short-circuit duration |   | Indefinite |                         |      |
| Temperature                   | Storage temperature range, T <sub>stg</sub> | -65        | 150                     | °C   |
|                               | Operating junction range, T <sub>J</sub>    | -55        | 160                     | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
|                    |                         | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>            | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$ | ±500  | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

|                                      | MIN | NOM MAX         | UNIT |
|--------------------------------------|-----|-----------------|------|
| Input range, V <sub>IN</sub>         | 1.4 | 5.5             | V    |
| Output range, V <sub>OUT</sub>       | 1.0 | 3.3             | V    |
| Output current, I <sub>OUT</sub>     | 0   | 300             | mA   |
| Enable range, V <sub>EN</sub>        | 0   | V <sub>IN</sub> | V    |
| Junction temperature, T <sub>J</sub> | -40 | 125             | °C   |

### 6.4 Thermal Information

|                       |  | TLV7        |              |       |
|-----------------------|--|-------------|--------------|-------|
|                       | THERMAL METRIC <sup>(1)</sup>                | DQN (X2SON) | DBV (SOT-23) | UNIT  |
|                       |  | 4 PINS      | 5 PINS       |       |
| $R_{\thetaJA}$        | Junction-to-ambient thermal resistance       | 218.6       | 228.4        |       |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 164.8       | 151.5        |       |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 164.9       | 55.8         | °C/W  |
| ΨJT                   | Junction-to-top characterization parameter   | 5.6         | 31.4         | °C/vv |
| Ψ <sub>JB</sub>       | Junction-to-board characterization parameter | 163.9       | 54.8         |       |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | 131.4       | N/A          |       |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics


At operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT}$ nom + 0.5 V or 2.0 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1$  µF, unless otherwise noted. All typical values at  $T_J = 25^{\circ}C$ .

| Р                         | ARAMETER                       |  | TEST CONDITIONS  | MIN   | TYP  | MAX  | UNIT              |
|---------------------------|--------------------------------|--|--|-------|------|------|-------------------|
| V <sub>IN</sub>           | Input voltage                  |  |  | 1.4   |      | 5.5  | V                 |
|                           | DC output                      | $T_J = 25^{\circ}C$                        |  | -1%   |      | 1%   |                   |
|                           | accuracy                       | $-40^{\circ}C \le T_{J} \le 125$           | 5°C  | -1.4% |      | 1.4% |                   |
|                           | Undervoltage                   | V <sub>IN</sub> rising                     |  |       | 1.3  | 1.4  | V                 |
| UVLO                      | lockout                        | V <sub>IN</sub> falling                    |  |       | 1.25 |      | V                 |
| ΔV <sub>Ο(ΔVI)</sub>      | Line regulation                |  |  |       | 1    |      | mV/V              |
| • • •                     |                                | DQN package                                |  |       | 16   |      | mV                |
| $\Delta V_{O(\Delta IO)}$ | Load regulation                | DBV package                                |  |       | 25   |      | mV                |
|                           |                                |  | $V_{OUT} = 1.1 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$                                  |       |      | 460  | mV                |
|                           |                                |  | $1.2 \text{ V} \le \text{V}_{\text{OUT}} < 1.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$  |       |      | 420  | mV                |
|                           |                                |  | 1.5 V ≤ V <sub>OUT</sub> < 1.8 V, –40°C ≤ T <sub>J</sub> ≤ 85°C  |       |      | 370  | mV                |
|                           |                                |  | $1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$  |       |      | 270  | mV                |
|                           |                                | V <sub>OUT</sub> = 0.98 ×                  | 2.5 V ≤ V <sub>OUT</sub> < 3.3 V, –40°C ≤ T <sub>J</sub> ≤ 85°C  |       |      | 260  | mV                |
| √ <sub>DO</sub>           | Dropout voltage <sup>(1)</sup> | $V_{OUT} = 0.98 \times$<br>$V_{OUT}$ nom,  | V <sub>OUT</sub> = 3.3 V, −40°C ≤ T <sub>J</sub> ≤ 85°C  |       | 125  | 220  | mV                |
|                           |                                | I <sub>OUT</sub> = 300 mA                  | 1.2 V ≤ V <sub>OUT</sub> < 1.5 V, –40°C ≤ T <sub>J</sub> ≤ 125°C   |       |      | 450  | mV                |
|                           |                                |  | 1.5 V ≤ V <sub>OUT</sub> < 1.8 V, –40°C ≤ T <sub>J</sub> ≤ 125°C   |       |      | 400  | mV                |
|                           |                                |  | $1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ |       |      | 300  | mV                |
|                           |                                |  | 2.5 V ≤ V <sub>OUT</sub> < 3.3 V, –40°C ≤ T <sub>J</sub> ≤ 125°C   |       |      | 290  | mV                |
|                           |                                |  | $V_{OUT} = 3.3 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$                                 |       | 125  | 270  | mV                |
| GND                       | Ground pin current             | I <sub>OUT</sub> = 0 mA                    |  |       | 34   | 60   | μA                |
| SHDN                      | Shutdown current               | V <sub>EN</sub> ≤ 0.35 V, 2.0              | ) V ≤ V <sub>IN</sub> ≤ 5.5 V, T <sub>J</sub> = 25°C   |       | 0.1  | 1    | μA                |
|                           |                                |  | f = 100 Hz   |       | 68   |      | dB                |
| PSRR                      |                                | $V_{OUT} = 1.8 V,$                         | f = 10 kHz   |       | 35   |      | dB                |
|                           | rejection ratio                | I <sub>OUT</sub> = 300 mA                  | f = 100 kHz  |       | 28   |      | dB                |
| V <sub>n</sub>            | Output noise voltage           | BW = 10 Hz to 1                            | 00 kHz, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA   |       | 120  |      | μV <sub>RMS</sub> |
| V <sub>EN(HI)</sub>       | EN pin high voltage (enabled)  |  |  | 0.9   | 0.63 |      | V                 |
| V <sub>EN(LO)</sub>       | EN pin low voltage (disabled)  |  |  |       | 0.52 | 0.35 | V                 |
| EN                        | EN pin current                 | V <sub>EN</sub> = 5.5 V                    |  |       | 0.01 |      | μA                |
|                           | Startun tima                   | Time from EN as<br>I <sub>OUT</sub> = 0 mA | sertion to 98% × $V_{OUT}$ nom, $V_{OUT}$ = 1.0 V,   |       | 250  |      | μs                |
| STR                       | Startup time                   | Time from EN as<br>I <sub>OUT</sub> = 0 mA | sertion to 98% × $V_{OUT}$ nom, $V_{OUT}$ = 3.3 V,   |       | 800  |      | μs                |
|                           | Pull-down resistor             | V <sub>IN</sub> = 2.3 V                    |  |       | 120  |      | Ω                 |
| LIM                       | Output current limit           |  |  | 360   |      |      | mA                |
|                           | Short-circuit current          | V <sub>OUT</sub> shorted to                | GND, V <sub>OUT</sub> = 1.0 V  |       | 150  |      | mA                |
| OS                        | limit                          | V <sub>OUT</sub> shorted to                | GND, V <sub>OUT</sub> = 3.3 V  |       | 170  |      | mA                |
| F                         | Thormol chutdows               | Shutdown, tempe                            | erature increasing   |       | 160  |      | °C                |
| T <sub>sd</sub>           | Thermal shutdown               | Reset, temperatu                           | Ire decreasing   |       | 140  |      | °C                |

 Dropout voltage for the TLV73310P is not valid at room temperature. The device engages undervoltage lockout (V<sub>IN</sub> < UVLO<sub>FALL</sub>) before the dropout condition is met.




### 6.6 Typical Characteristics






### **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**






### 7 Detailed Description

### 7.1 Overview

The TLV733 belongs to a new family of next-generation, low-dropout regulators (LDOs). These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise, good PSRR with low dropout voltage, make this family of devices ideal for portable consumer applications.

This family of regulators offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this family of devices is –40°C to 125°C.

### 7.2 Functional Block Diagram





### 7.3 Feature Description

### 7.3.1 Undervoltage Lockout (UVLO)

The TLV733 uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage, UVLO<sub>RISE</sub>. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. During UVLO disable, the output is connected to ground with a 120- $\Omega$  pulldown resistor.

### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(HI)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.35 V. If shutdown capability is not required, connect EN to IN.

The TLV733 has an internal pulldown MOSFET that connects a 120- $\Omega$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C<sub>OUT</sub>) and the load resistance (R<sub>L</sub>) in parallel with the 120- $\Omega$  pulldown resistor. The time constant is calculated in Equation 1:

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT}$$

(1)

TLV733P

SBVS235A - OCTOBER 2014 - REVISED DECEMBER 2014

### 7.3.3 Internal Foldback Current Limit

The TLV733 has an internal foldback current limit that protects the regulator during fault conditions. The current allowed through the device is reduced as the output voltage falls. When the output is shorted, the LDO supplies a typical current of 150 mA. The output voltage is not regulated when the device is in current limit. In this condition, the output voltage is the product of the regulated current and the load resistance. When the device output is shorted, the PMOS pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{OS}]$  until thermal shutdown is triggered and the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* table for more details.

The foldback current-limit circuit limits the current allowed through the device to current levels lower than the minimum current limit at nominal  $V_{OUT}$  current limit ( $I_{LIM}$ ) during startup. See Figure 18 to Figure 20 for typical foldback current limit values. If the output is loaded by a constant-current load during startup, or if the output voltage is negative when the device is enabled, then the load current demanded by the load may exceed the foldback current limit and the device may not rise to the full output voltage. For constant-current loads, disable the output load until the TLV733 has fully risen to its nominal output voltage.

The TLV733 PMOS pass element has an intrinsic body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. Do not force the output voltage to exceed the input voltage because excessively high current may flow through the body diode.

### 7.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 160°C. Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting it from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN} - V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV733 internal protection circuitry protects against overload conditions but is not intended to be activated in normal operation. Continuously running the TLV733 into thermal shutdown degrades device reliability.

TEXAS INSTRUMENTS

www.ti.com

### 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the thermal shutdown temperature.

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout may result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

When the device is disabled, the active pulldown resistor discharges the output.

Table 1 shows the conditions that lead to the different modes of operation.

### **Table 1. Device Functional Mode Comparison**

| OPERATING MODE   | PARAMETER  |                       |                                     |                        |  |  |  |
|--|--|-----------------------|-------------------------------------|------------------------|--|--|--|
| OPERATING MODE   | V <sub>IN</sub>  | V <sub>EN</sub>       | I <sub>OUT</sub>                    | TJ                     |  |  |  |
| Normal mode  | $V_{IN} > V_{OUT}$ nom + $V_{DO}$ and $V_{IN} > UVLO_{RISE}$ | $V_{EN} > V_{EN(HI)}$ | I <sub>OUT</sub> < I <sub>LIM</sub> | T <sub>J</sub> < 160°C |  |  |  |
| Dropout mode   | $UVLO_{RISE} < V_{IN} < V_{OUT}nom + V_{DO}$                 | $V_{EN} > V_{EN(HI)}$ | I <sub>OUT</sub> < I <sub>LIM</sub> | T <sub>J</sub> < 160°C |  |  |  |
| Disabled mode<br>(any true condition<br>disables the device) | V <sub>IN</sub> < UVLO <sub>FALL</sub>                       | $V_{EN} < V_{EN(LO)}$ |                                     | T <sub>J</sub> > 160°C |  |  |  |



### 8 Application and Implementation


### 8.1 Application Information

### 8.1.1 Input and Output Capacitor Selection

The TLV733 uses an advanced internal control loop to obtain stable operation both with and without the use of input or output capacitors. Dynamic performance is improved with the use of an output capacitor, and may be improved with an input capacitor. An output capacitance of 0.1  $\mu$ F or larger generally provides good dynamic response. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, increased output impedance from the input supply may compromise the performance of the TLV733. Good analog design practice is to connect a 0.1-µF to 1-µF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is greater than  $0.5 \Omega$ . Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

Figure 33 shows the transient performance improvements with an external 1- $\mu$ F capacitor on the output versus no output capacitor. The data in this figure are taken with an increasing load step from 50 mA to 300 mA, and the peak output voltage deviation (load transient response) is measured. For low output current slew rates, (< 0.1 A/ $\mu$ s), the transient performance of the device is similar with or without an output capacitor. As the current slew rate is increased, the peak voltage deviation is significantly increased. For loads that exhibit fast current slew rates above 0.1 A/ $\mu$ s, use an output capacitor. For best performance, the maximum recommended output capacitance is 100  $\mu$ F.



TLV73333PDBV, output current stepped from 50 mA to 300 mA, output voltage change measured at positive dI/dt

### Figure 33. Output Voltage Deviation vs Load Step Slew Rate

Some applications benefit from the removal of the output capacitor. In addition to space and cost savings, the removal of the output capacitor lowers inrush current as a result of eliminating the required current flow into the output capacitor upon startup. In these cases, take care to ensure that the load is tolerant of the additional output voltage deviations.



### **Application Information (continued)**

### 8.1.2 Dropout Voltage

The TLV733 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the R<sub>DS(ON)</sub> of the PMOS pass element. V<sub>DO</sub> scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as  $(V_{IN} - V_{OUT})$  approaches dropout operation. See Figure 7 to Figure 12 for typical dropout values.

### 8.1.3 Power Dissipation


The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to ambient air. Performance data for JEDEC high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation ( $P_D$ ) depends on input voltage and load conditions.  $P_D$  is equal to the product of the output current and voltage drop across the output pass element, as shown in Equation 2.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(2)

Figure 34 shows the maximum ambient temperature versus the power dissipation of the TLV733 in the DQN package. This figure assumes the device is soldered on JEDEC standard high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to make sure the TLV733 does not operate continuously above a junction temperature of 125°C.



TLV733, high-K layout

Figure 34. Maximum Ambient Temperature vs Device Power Dissipation




### TLV733P SBVS235A – OCTOBER 2014 – REVISED DECEMBER 2014

## www.ti.com

### 8.2 Typical Applications

### 8.2.1 DC-DC Converter Post Regulation



### Figure 35. DC-DC Converter Post Regulation

### 8.2.1.1 Design Requirements

| PARAMETER                          | DESIGN REQUIREMENT                           |  |  |  |  |  |
|------------------------------------|--|--|--|--|--|--|
| Input voltage                      | 1.8 V, ±5%                                   |  |  |  |  |  |
| Output voltage                     | 1.5 V, ±1%                                   |  |  |  |  |  |
| Output current                     | 200-mA dc, 300-mA peak                       |  |  |  |  |  |
| Output voltage transient deviation | < 10%, 1-A/µs load step from 50 mA to 200 mA |  |  |  |  |  |
| Maximum ambient temperature        | 85°C   |  |  |  |  |  |

### Table 2. Design Parameters


### 8.2.1.2 Design Considerations

Input and output capacitors are required to achieve the output voltage transient requirements. Capacitance values of 1  $\mu$ F are selected to give the maximum output capacitance in a small, low-cost package.

Figure 7 shows the 1.2-V option dropout voltage. Given that dropout voltages are higher for lower output-voltage options, and given that the 1.2-V option dropout voltage is typically less than 300 mV at 125°C, then the 1.5-V option dropout voltage is typically less than 300 mV at 125°C.

Verify that the maximum junction temperature is not exceeded by referring to Figure 34.

### 8.2.1.3 Application Curve



### 8.2.2 Capacitor-Free Operation from Battery Input Supply




Figure 37. Capacitor-Free Operation from Battery Input Supply

### 8.2.2.1 Design Requirements

| Table | 3.  | Desian   | Parameters |
|-------|-----|----------|------------|
|       | ••• | - 00.g.i |            |

| PARAMETER                   | DESIGN REQUIREMENT                   |  |  |  |  |
|-----------------------------|--------------------------------------|--|--|--|--|
| Input voltage               | 3.0 V to 1.8 V (two 1.5-V batteries) |  |  |  |  |
| Output voltage              | 1.0 V, ±1%                           |  |  |  |  |
| Input current               | 200 mA, maximum                      |  |  |  |  |
| Output load                 | 100-mA dc                            |  |  |  |  |
| Maximum ambient temperature | 70°C                                 |  |  |  |  |


### 8.2.2.2 Design Considerations

An input capacitor is not required for this design because of the low impedance connection directly to the battery.

No output capacitor allows for the minimal possible inrush current during startup, ensuring the 200-mA maximum input current is not exceeded.

Verify that the maximum junction temperature is not exceeded by referring to Figure 34.

### 8.2.2.3 Application Curve





### 9 Power-Supply Recommendations


Connect a low output impedance power supply directly to the IN pin of the TLV733. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor.

### 10 Layout


### 10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections, in order to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

### **10.2 Layout Examples**









### **11 Device and Documentation Support**

### **11.1 Device Support**

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV733. The TLV73312PEVM-643 evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### **11.1.2 Device Nomenclature**

#### Table 4. Device Nomenclature<sup>(1)(2)</sup>

| PRODUCT                  | V <sub>out</sub>   |
|--------------------------|--|
| TLV733 <b>xx(x)Pyyyz</b> | <ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V).</li> <li>P indicates an active output discharge feature. All members of the TLV733 family will actively discharge the output when the device is disabled.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul> |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

(2) Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

TLV73312PDQN-643 Evaluation Module User Guide, SBVU024

### 11.3 Trademarks

All trademarks are the property of their respective owners.

### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11-Feb-2015

## **PACKAGING INFORMATION**

| Orderable Device | Status        | Package Type | Package<br>Drawing | Pins | Package<br>Qty |                            | Lead/Ball Finish | MSL Peak Temp             | Op Temp (°C) | Device Marking | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------------|--------------|----------------|---------|
| TLV73310PDBVR    | (1)<br>ACTIVE | SOT-23       | DBV                | 5    | 3000           | (2)<br>Green (RoHS         | (6)<br>CU NIPDAU | (3)<br>Level-1-260C-UNLIM | -40 to 125   | (4/5)<br>VCCQ  |         |
|                  |               | 00.20        |                    |      |                | & no Sb/Br)                |                  |                           |              |                | Samples |
| TLV73310PDBVT    | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCCQ           | Samples |
| TLV73310PDQNR    | ACTIVE        | X2SON        | DQN                | 4    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FG             | Samples |
| TLV73310PDQNT    | ACTIVE        | X2SON        | DQN                | 4    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FG             | Samples |
| TLV73311PDBVR    | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | ZBLW           | Samples |
| TLV73311PDBVT    | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | ZBLW           | Samples |
| TLV73311PDQNR    | ACTIVE        | X2SON        | DQN                | 4    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | GR             | Samples |
| TLV73311PDQNT    | ACTIVE        | X2SON        | DQN                | 4    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | GR             | Samples |
| TLV73312PDBVR    | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCDQ           | Samples |
| TLV73312PDBVT    | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCDQ           | Samples |
| TLV73312PDQNR    | ACTIVE        | X2SON        | DQN                | 4    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FI             | Samples |
| TLV73312PDQNT    | ACTIVE        | X2SON        | DQN                | 4    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FI             | Samples |
| TLV73315PDBVR    | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCFQ           | Samples |
| TLV73315PDBVT    | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCFQ           | Samples |
| TLV73315PDQNR    | ACTIVE        | X2SON        | DQN                | 4    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FJ             | Samples |
| TLV73315PDQNT    | ACTIVE        | X2SON        | DQN                | 4    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | FJ             | Samples |
| TLV73318PDBVR    | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM        | -40 to 125   | VCGQ           | Samples |



## PACKAGE OPTION ADDENDUM

11-Feb-2015

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| TLV73318PDBVT    | ACTIVE | SOT-23       | DBV     | 5    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | VCGQ           | Samples |
| TLV73318PDQNR    | ACTIVE | X2SON        | DQN     | 4    | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FK             | Samples |
| TLV73318PDQNT    | ACTIVE | X2SON        | DQN     | 4    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FK             | Samples |
| TLV73325PDBVR    | ACTIVE | SOT-23       | DBV     | 5    | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | VCHQ           | Samples |
| TLV73325PDBVT    | ACTIVE | SOT-23       | DBV     | 5    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | VCHQ           | Samples |
| TLV73325PDQNR    | ACTIVE | X2SON        | DQN     | 4    | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FL             | Samples |
| TLV73325PDQNT    | ACTIVE | X2SON        | DQN     | 4    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FL             | Samples |
| TLV73333PDBVR    | ACTIVE | SOT-23       | DBV     | 5    | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | VCIQ           | Samples |
| TLV73333PDBVT    | ACTIVE | SOT-23       | DBV     | 5    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | VCIQ           | Samples |
| TLV73333PDQNR    | ACTIVE | X2SON        | DQN     | 4    | 3000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FM             | Samples |
| TLV73333PDQNT    | ACTIVE | X2SON        | DQN     | 4    | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | FM             | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



## PACKAGE OPTION ADDENDUM

11-Feb-2015

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device        | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV73310PDBVR | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73310PDBVT | SOT-23          | DBV                | 5    | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73310PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73310PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73311PDBVR | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73311PDBVT | SOT-23          | DBV                | 5    | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73311PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73311PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73312PDBVR | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73312PDBVT | SOT-23          | DBV                | 5    | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73312PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73312PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73315PDBVR | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73315PDBVT | SOT-23          | DBV                | 5    | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73315PDQNR | X2SON           | DQN                | 4    | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73315PDQNT | X2SON           | DQN                | 4    | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73318PDBVR | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73318PDBVT | SOT-23          | DBV                | 5    | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |

## **PACKAGE MATERIALS INFORMATION**




www.ti.com

16-Dec-2014

| Device        | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV73318PDQNR | X2SON           | DQN                | 4 | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73318PDQNT | X2SON           | DQN                | 4 | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73325PDBVR | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73325PDBVT | SOT-23          | DBV                | 5 | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73325PDQNR | X2SON           | DQN                | 4 | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73325PDQNT | X2SON           | DQN                | 4 | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73333PDBVR | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73333PDBVT | SOT-23          | DBV                | 5 | 250  | 178.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TLV73333PDQNR | X2SON           | DQN                | 4 | 3000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |
| TLV73333PDQNT | X2SON           | DQN                | 4 | 250  | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q2               |





| All dimensions are nominal |              |                 |      |      |             |            |             |
|----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device                     | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
| TLV73310PDBVR              | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73310PDBVT              | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73310PDQNR              | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73310PDQNT              | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73311PDBVR              | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73311PDBVT              | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73311PDQNR              | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |

## PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

www.ti.com

16-Dec-2014

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV73311PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73312PDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73312PDBVT | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73312PDQNR | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73312PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73315PDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73315PDBVT | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73315PDQNR | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73315PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73318PDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73318PDBVT | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73318PDQNR | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73318PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73325PDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73325PDBVT | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73325PDQNR | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73325PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |
| TLV73333PDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| TLV73333PDBVT | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| TLV73333PDQNR | X2SON        | DQN             | 4    | 3000 | 184.0       | 184.0      | 19.0        |
| TLV73333PDQNT | X2SON        | DQN             | 4    | 250  | 184.0       | 184.0      | 19.0        |

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




## **MECHANICAL DATA**




- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.










PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                          | Applications                  |                                   |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio         | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com         | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com     | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com              | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com               | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks        | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com         | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com             | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com             | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com   | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com          |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap          | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconne | ctivity                       |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:TLV73310PDQNTTLV73310PDBVTTLV73315PDBVTTLV73315PDQNTTLV73325PDBVTTLV73325PDQNTTLV73333PDQNTTLV73333PDBVTTLV73312PDBVTTLV73312PDQNTTLV73318PDBVTTLV73333PDQNRTLV73315PDQNRTLV73312PDBVRTLV73318PDQNTTLV73318PDQNRTLV73310PDBVRTLV73315PDBVRTLV73325PDBVRTLV73310PDQNRTLV73333PDBVRTLV73310PDBVRTLV73315PDBVRTLV73325PDBVRTLV73310PDQNRTLV73333PDBVRTLV73325PDQNRTLV73311PDQNTTLV73311PDQNRTLV73311PDQNRTLV73328PDBVTTLV733285PDBVTTLV73328PDBVTTLV73328PDQNRTLV733285PDQNRTLV73328PDBVRTLV73328PDBVRTLV733285PDQNTTLV733285PDQNRTLV733285PDQNTTLV73328PDBVR