



TPS732xx

SBVS0370 - AUGUST 2003 - REVISED AUGUST 2010

# Cap-Free, NMOS, 250mA Low Dropout Regulator with Reverse Current Protection


# **FEATURES**

www.ti.com

- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range: 1.7V to 5.5V
- Ultralow Dropout Voltage: 40mV Typ at 250mA
- Excellent Load Transient Response-with or without Optional Output Capacitor
- **New NMOS Topology Provides Low Reverse** Leakage Current
- Low Noise: 30µV<sub>RMS</sub> Typ (10kHz to 100kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy (Line, Load, and Temperature)
- Less Than  $1\mu A$  Max  $I_Q$  in Shutdown Mode
- Thermal Shutdown and Specified Min/Max **Current Limit Protection**
- Available in Multiple Output Voltage Versions
  - Fixed Outputs of 1.20V to 5.0V
  - Adjustable Outputs from 1.20V to 5.5V
  - **Custom Outputs Available**

# **APPLICATIONS**

- Portable/Battery-Powered Equipment
- **Post-Regulation for Switching Supplies**
- **Noise-Sensitive Circuitry such as VCOs**
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors




**Typical Application Circuit for Fixed-Voltage Versions** 

# DESCRIPTION

The TPS732xx family of low-dropout (LDO) voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732xx uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1µA and ideal for portable applications. The extremely low output noise  $(30\mu V_{RMS}$  with  $0.1\mu F C_{NR})$  is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

# TPS732xx



### SBVS0370-AUGUST 2003-REVISED AUGUST 2010

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS732 <b>xx <i>yy yz</i></b>	<b>XX</b> is nominal output voltage (for example, $25 = 2.5V$ , $01 = Adjustable^{(3)}$ ). <b>YYY</b> is package designator.
	Z is package quantity.

(1) For the most current specification and package information, refer to the Package Option Addendum located at the end of this datasheet or see the TI website at www.ti.com.

(2) Most output voltages of 1.25V and 1.3V to 5.0V in 100mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

(3) For fixed 1.20V operation, tie FB to OUT.

# ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range unless otherwise noted<sup>(1)</sup>

PARAMETER	TPS732xx	UNIT
V <sub>IN</sub> range	-0.3 to 6.0	V
V <sub>EN</sub> range	-0.3 to 6.0	V
V <sub>OUT</sub> range	-0.3 to 5.5	V
V <sub>NR</sub> , V <sub>FB</sub> range	-0.3 to 6.0	V
Peak output current	Internally limited	
Output short-circuit duration	Indefinite	
Continuous total power dissipation	See Thermal Information Ta	able
Junction temperature range, T <sub>J</sub>	-55 to +150	°C
Storage temperature range	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.



### THERMAL INFORMATION

			TPS732xx <sup>(3)</sup>		
	THERMAL METRIC <sup>(1)(2)</sup>	DRB	DCQ	DBV	UNITS
		8 PINS	6 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(4)</sup>	47.8	70.4	180	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance <sup>(5)</sup>	83	70	64	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(6)</sup>	N/A	N/A	35	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(7)</sup>	2.1	6.8	N/A	°C/W
Ψјв	Junction-to-board characterization parameter <sup>(8)</sup>	17.8	30.1	N/A	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance <sup>(9)</sup>	12.1	6.3	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(3) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
iii. DBV: There is no exposed pad with the DBV package.

(b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.

ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.

iii. DBV: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* section of this data sheet.

(4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

- (7) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

SBVS037O-AUGUST 2003-REVISED AUGUST 2010

# www.ti.com

# **ELECTRICAL CHARACTERISTICS**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5V^{(1)}$ ,  $I_{OUT} = 10$ mA,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .

	PARAMETER		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range	(1)			1.7		5.5	V
V <sub>FB</sub>	Internal reference (7	[PS73201)	$T_J = +25^{\circ}C$		1.198	1.20	1.210	V
	Output voltage rang	e (TPS73201) <sup>(2)</sup>			V <sub>FB</sub>	5.	.5 – V <sub>DO</sub>	V
V		Nominal	$T_J = +25^{\circ}C$		-0.5		+0.5	
V <sub>OUT</sub>	Accuracy <sup>(1)(3)</sup>	V <sub>IN</sub> , I <sub>OUT</sub> , and T	V <sub>OUT</sub> + 0.5V : 10 mA ≤ I <sub>OUT</sub>		-1.0	±0.5	+1.0	%
ΔV <sub>OUT</sub> %/ΔV <sub>IN</sub>	Line regulation <sup>(1)</sup>		V <sub>OUT(nom)</sub> + 0	0.5V ≤ V <sub>IN</sub> ≤ 5.5V		0.01		%/V
	Less dans male Com		1mA ≤ I <sub>OUT</sub> ≤	250mA		0.002		0// 1
ΔV <sub>OUT</sub> %/ΔI <sub>OUT</sub>	Load regulation		10mA ≤ I <sub>OUT</sub>	≤ 250mA		0.0005		%/mA
V <sub>DO</sub>	Dropout voltage <sup>(4)</sup> ( $V_{IN} = V_{OUT}$ (nom) –	- 0.1V)	I <sub>OUT</sub> = 250mA	4		40	150	mV
Z <sub>O</sub> (DO)	Output impedance i	n dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq$	V <sub>OUT</sub> + V <sub>DO</sub>		0.25		Ω
I <sub>CL</sub>	Output current limit		$V_{OUT} = 0.9 \times$	V <sub>OUT(nom)</sub>	250	425	600	mA
I <sub>SC</sub>	Short-circuit current		$V_{OUT} = 0V$			300		mA
I <sub>REV</sub>	Reverse leakage cu	rrent <sup>(5)</sup> (–I <sub>IN</sub> )	V <sub>EN</sub> ≤ 0.5V, 0	$V \le V_{IN} \le V_{OUT}$		0.1	10	μA
	CND pip ourrept		$I_{OUT} = 10 \text{mA}$	(I <sub>Q</sub> )		400	550	^
I <sub>GND</sub>	GND pin current		$I_{OUT} = 250 \text{m/s}$	A		650	950	μA
I <sub>SHDN</sub>	Shutdown current (I	gnd)	V <sub>EN</sub> ≤ 0.5V, V –40°C ≤ T <sub>J</sub> ≤	/ <sub>OUT</sub> ≤ V <sub>IN</sub> ≤ 5.5, +100°C		0.02	1	μA
I <sub>FB</sub>	FB pin current (TPS	73201)				0.1	0.3	μA
PSRR	Power-supply reject	ion ratio	$f = 100Hz, I_0$	<sub>UT</sub> = 250 mA		58		٩D
PSKK	(ripple rejection)		$f = 10 \text{kHz}, I_{OI}$	<sub>UT</sub> = 250 mA		37		dB
M	Output noise voltage	e	$C_{OUT} = 10 \mu F$	, No C <sub>NR</sub>	2	7 × V <sub>OUT</sub>		
V <sub>N</sub>	BW = 10Hz - 100kH	łz	$C_{OUT} = 10 \mu F$	, C <sub>NR</sub> = 0.01μF	8.	5 × V <sub>OUT</sub>		$\mu V_{RMS}$
t <sub>STR</sub>	Startup time		$V_{OUT} = 3V, R$ $C_{OUT} = 1 \ \mu F,$	C <sub>L</sub> = 30Ω C <sub>NR</sub> = 0.01 μF		600		μS
V <sub>EN</sub> (HI)	EN pin high (enable	d)			1.7		V <sub>IN</sub>	V
V <sub>EN</sub> (LO)	EN pin low (shutdow	vn)			0		0.5	V
I <sub>EN</sub> (HI)	EN pin current (ena	bled)	$V_{EN} = 5.5V$			0.02	0.1	μA
т	Thormal abutdation t	amparatura	Shutdown	Temp increasing		+160		°C
T <sub>SD</sub>	Thermal shutdown t	emperature	Reset	Temp decreasing		+140		
TJ	Operating junction to	emperature			-40		+125	°C

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 1.7V, whichever is greater. (2) TPS73201 is tested at  $V_{OUT} = 2.5V$ . (3) Tolerance of external resistors not included in this specification. (4)  $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)} < 1.8V$  since minimum  $V_{IN} = 1.7V$ . (5) Fixed-voltage versions only; refer to *Applications* section for more information.








SBVS037O - AUGUST 2003 - REVISED AUGUST 2010

www.ti.com

FUNCTIONAL BLOCK DIAGRAMS










TEXAS INSTRUMENTS

www.ti.com

#### SBVS037O-AUGUST 2003-REVISED AUGUST 2010

**PIN CONFIGURATIONS** 



### **PIN DESCRIPTIONS**

OUT

NR/FB

NAME	SOT23 (DBV) PIN NO.	SOT223 (DCQ) PIN NO.	3×3 SON (DRB) PIN NO.	DESCRIPTION
IN	1	1	8	Input supply
GND	2	3, 6	4, Pad	Ground
EN	3	5	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the Shutdown section under Applications Information for more details. EN can be connected to IN if not used.
NR	4	4	3	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.
FB	4	4	3	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	5	2	1	Output of the Regulator. There are no output capacitor requirements for stability.




#### SBVS037O-AUGUST 2003-REVISED AUGUST 2010

#### www.ti.com

### **TYPICAL CHARACTERISTICS**

For all voltage versions at  $T_J = 25^{\circ}$ C,  $V_{IN} = V_{OUT(nom)} + 0.5$ V,  $I_{OUT} = 10$ mA,  $V_{EN} = 1.7$ V, and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted.









Figure 5.



**OUTPUT VOLTAGE ACCURACY HISTOGRAM** 

#### LINE REGULATION




Figure 4.

**DROPOUT VOLTAGE vs TEMPERATURE** 





Figure 6.

#### **OUTPUT VOLTAGE DRIFT HISTOGRAM**




SBVS037O-AUGUST 2003-REVISED AUGUST 2010



www.ti.com


# **TYPICAL CHARACTERISTICS (continued)**


For all voltage versions at  $T_J = 25^{\circ}$ C,  $V_{IN} = V_{OUT(nom)} + 0.5$ V,  $I_{OUT} = 10$ mA,  $V_{EN} = 1.7$ V, and  $C_{OUT} = 0.1 \mu$ F, unless otherwise noted.




# GROUND PIN CURRENT IN SHUTDOWN


vs TEMPERATURE






#### **GROUND PIN CURRENT vs TEMPERATURE**








#### CURRENT LIMIT vs TEMPERATURE

8 Submit Documentation Feedback



# **TYPICAL CHARACTERISTICS (continued)**


For all voltage versions at  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $I_{OUT} = 10mA$ ,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted.



















SBVS037O-AUGUST 2003-REVISED AUGUST 2010












SBVS037O-AUGUST 2003-REVISED AUGUST 2010

### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $I_{OUT} = 10mA$ ,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted.






# SBVS037O – AUGUST 2003– REVISED AUGUST 2010

### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_J = 25^{\circ}C$ ,  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $I_{OUT} = 10mA$ ,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted.








Figure 28.

 $\begin{array}{c} \text{TPS73201}\\ \text{LOAD TRANSIENT, ADJUSTABLE VERSION} \end{array}$ 







# **APPLICATION INFORMATION**

The TPS732xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS732xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73201).





Figure 31. Typical Application Circuit for Fixed-Voltage Versions



#### Figure 32. Typical Application Circuit for Adjustable-Voltage Version

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 2. For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to  $19k\Omega$ . This  $19k\Omega$ , in addition to the internal  $8k\Omega$  resistor, presents the same impedance to the error amp as the  $27k\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1\mu$ F to  $1\mu$ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS732xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below 50n $\Omega$ F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

# OUTPUT NOISE

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS732xx and it generates approximately  $32\mu V_{RMS}$  (10Hz to 100kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
(1)

Since the value of  $V_{\text{REF}}$  is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no  $C_{NR}$ .



An internal  $27k\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10nF$ .

This noise reduction effect is shown as *RMS Noise Voltage vs*  $C_{NR}$  in the Typical Characteristics section.

The TPS73201 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) will reduce output noise and improve load transient performance.

The TPS732xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates ~250µV of switching noise at ~4MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I<sub>OUT</sub> and C<sub>OUT</sub>.

### BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

### INTERNAL CURRENT LIMIT

The TPS732xx internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5V. See Figure 12 in the Typical Characteristics section for a graph of  $I_{OUT}$  vs  $V_{OUT}$ .

Note from Figure 12 that approximately -0.2V of V<sub>OUT</sub> results in a current limit of 0mA. Therefore, if OUT is forced below -0.2V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS732xx should be enabled first.

### SBVS037O-AUGUST 2003-REVISED AUGUST 2010

#### **ENABLE PIN AND SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A  $V_{EN}$  below 0.5V (max) turns the regulator off and drops the GND pin current to approximately 10nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated V<sub>OUT</sub> (see Figure 23).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section.

### DROPOUT VOLTAGE

The TPS732xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the R<sub>DS-ON</sub> of the NMOS pass element.

For large step changes in load current, the TPS732xx requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{IN} - V_{OUT}$  above this line insure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V<sub>IN</sub> to V<sub>OUT</sub> voltage drop). Under worst-case conditions [full-scale instantaneous load change with (V<sub>IN</sub> – V<sub>OUT</sub>) close to dc dropout levels], the TPS732xx can take a couple of hundred microseconds to return to the specified regulation accuracy. SBVS037O-AUGUST 2003-REVISED AUGUST 2010

### TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value  $1\mu$ F) from the OUT pin to ground will reduce undershoot magnitude but increase its duration. In the adjustable version, the addition of a capacitor, C<sub>FB</sub>, from the OUT pin to the FB pin will also improve the transient response.

The TPS732xx does not have active pull-down when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{OUT}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
(5)

(4)

### **REVERSE CURRENT**

The NMOS pass element of the TPS732xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.



www.ti.com

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the  $80k\Omega$  internal resistor divider to ground (see Figure 1 and Figure 2).

For the TPS73201, reverse current may flow when  $V_{FB}$  is more than 1.0V above  $V_{IN}$ .

### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design heatsink), (including increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS732xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS732xx into thermal shutdown will degrade device reliability.



#### SBVS037O - AUGUST 2003 - REVISED AUGUST 2010

#### www.ti.com

### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \times I_{\rm OUT}$$
(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

#### PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS732xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (SBFA015), available from the Texas Instruments web site at www.ti.com.

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision N (August, 2009) to Revision O	Page
•	Replaced the Dissipation Ratings table with the Thermal Information table	3
C	hanges from Revision M (May, 2008) to Revision N	Page
•	Changed Figure 12	8
•	Added paragraph about recommended start-up sequence to Internal Current Limit section	13



23-Mar-2015

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS73201DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJEQ	Samples
TPS73201DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJEQ	Samples
TPS73201DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJEQ	Samples
TPS73201DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJEQ	Samples
TPS73201DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73201	Samples
TPS73201DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samples
TPS73201DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS73201	Samples
TPS73201DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJEQ	Samples
TPS73201DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJEQ	Samples
TPS73201DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJEQ	Samples
TPS73201DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJEQ	Samples
TPS73213DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BWD	Samples
TPS73213DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BWD	Samples
TPS73215DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T38	Samples
TPS73215DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T38	Samples
TPS73215DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T38	Samples
TPS73215DBVTG4	ACTIVE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125		Samples



# PACKAGE OPTION ADDENDUM

23-Mar-2015

Orderable Device	Status	Package Type	-	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS73215DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73215	Sample
TPS73215DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73215	Sample
TPS73216DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T50	Sample
TPS73216DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T50	Sample
TPS73216DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T50	Sample
TPS73218DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Т37	Sample
TPS73218DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T37	Sample
TPS73218DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T37	Sample
TPS73218DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T37	Sample
TPS73218DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73218	Sample
TPS73218DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Sample
TPS73218DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS73218	Sample
TPS73219DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CGE	Samples
TPS73219DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CGE	Sample
TPS73225DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T36	Sample
TPS73225DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T36	Samples
TPS73225DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T36	Samples
TPS73225DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T36	Sample



# PACKAGE OPTION ADDENDUM

23-Mar-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TPS73225DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73225	Sample
TPS73225DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73225	Sample
TPS73225DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73225	Sample
TPS73230DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T39	Sample
TPS73230DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T39	Sample
TPS73230DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T39	Sample
TPS73230DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73230	Sample
TPS73233DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T40	Sample
TPS73233DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T40	Sample
TPS73233DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T40	Sample
TPS73233DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T40	Sampl
TPS73233DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73233	Sample
TPS73233DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Sample
TPS73233DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS73233	Sampl
TPS73250DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41	Sampl
TPS73250DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41	Sampl
TPS73250DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41	Sampl
TPS73250DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T41	Sampl



23-Mar-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73250DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73250	Samples
TPS73250DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73250	Samples
TPS73250DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73250	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

23-Mar-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73201DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS73201DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73201DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73201DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73201DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73201DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73213DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73213DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73215DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73215DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73215DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73216DBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73216DBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73218DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73218DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73219DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73219DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73225DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION




www.ti.com

23-Apr-2015

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73225DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73225DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73230DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73230DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73230DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73233DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73233DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73250DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73250DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73250DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3





*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73201DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73201DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73201DRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS73201DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73201DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73201DRBT	SON	DRB	8	250	220.0	205.0	50.0
TPS73213DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

# PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

www.ti.com

23-Apr-2015

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73213DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73215DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73215DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73215DCQR	SOT-223	DCQ	6	2500	406.0	348.0	63.0
TPS73216DBVR	SOT-23	DBV	5	3000	195.0	200.0	45.0
TPS73216DBVT	SOT-23	DBV	5	250	195.0	200.0	45.0
TPS73218DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73218DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73219DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73219DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73225DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73225DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73225DCQR	SOT-223	DCQ	6	2500	406.0	348.0	63.0
TPS73230DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73230DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73230DCQR	SOT-223	DCQ	6	2500	406.0	348.0	63.0
TPS73233DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73233DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73250DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73250DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73250DCQR	SOT-223	DCQ	6	2500	406.0	348.0	63.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- Β. This drawing is subject to change without notice. Controlling dimension in inches.
- C.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- 🖄 Lead width dimension does not include dambar protrusion.
- plated leads.
- Interlead flash allow 0.008 inch max. G.
- H. Gate burr/protrusion max. 0.006 inch.
- Ι. Datums A and B are to be determined at Datum H.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# THERMAL PAD MECHANICAL DATA

# DRB (S-PVSON-N8)


# PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Texas Instruments:

TPS73250DBVTG4 TPS73218DCQG4 TPS73225DCQG4 TPS73233DCQG4 TPS73250DCQG4 TPS73219DBVR TPS73219DBVT TPS73201DBVR TPS73201DBVRG4 TPS73201DBVT TPS73201DBVTG4 TPS73201DCQ TPS73201DCQR TPS73201DRBR TPS73201DRBRG4 TPS73201DRBT TPS73201DRBTG4 TPS73215DBVR TPS73215DBVRG4 TPS73215DBVT TPS73215DBVTG4 TPS73215DCQ TPS73215DCQR TPS73216DBVR TPS73216DBVT TPS73216DBVTG4 TPS73218DBVR TPS73218DBVRG4 TPS73218DBVT TPS73218DBVTG4 TPS73216DBVT TPS73216DBVTG4 TPS73225DBVR TPS73225DBVRG4 TPS73225DBVT TPS73218DBVTG4 TPS73218DCQ TPS73218DCQR TPS73225DBVR TPS73225DBVRG4 TPS73225DBVT TPS73225DBVTG4 TPS73225DCQ TPS73225DCQR TPS73230DBVR TPS73230DBVT TPS73230DBVTG4 TPS73230DCQR TPS73233DBVR TPS73233DBVRG4 TPS73233DBVT TPS73233DCQ TPS73233DCQR TPS73250DBVR TPS73250DBVRG4 TPS73250DBVT TPS73250DCQ TPS73201DCQG4 TPS73213DBVR TPS73213DBVRG4 TPS73250DBVT TPS73250DCQ TPS73250DCQR TPS73201DCQG4 TPS73213DBVR TPS73213DBVRG4 TPS73250DBVT TPS73250DCQ TPS73250DCQR TPS73201DCQG4