

SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

# 60-V, 5-μA I<sub>Q</sub>, 100-mA, Low-Dropout Voltage Regulator with Enable and Power-Good

Check for Samples: TPS7A16

#### FEATURES

- Wide Input Voltage Range: 3 V to 60 V
- Ultralow Quiescent Current: 5 µA
- Quiescent Current at Shutdown: 1 µA
- Output Current: 100 mA
- Low Dropout Voltage: 60 mV at 20 mA
- Accuracy: 2%
- Available in:
  - Fixed Output Voltage: 3.3 V, 5.0 V
  - Adjustable Version from ~1.2 V to 18.5 V
- Power Good with Programable Delay
- Current-Limit and Thermal Shutdown
  Protections
- Stable with Ceramic Output Capactors: ≥ 2.2 µF
- Packages: High Thermal Performance MSOP-8 and SON-8 PowerPAD<sup>™</sup>
- Operating Temperature Range: -40°C to +125°C

#### **APPLICATIONS**

- High Cell-Count Battery Packs for Power Tools and other Battery-Powered Microprocessor and Microcontroller Systems
- Car Audio, Navigation, Infotainment, and Other Automotive Systems
- Power Supplies for Notebook PCs, Digital TVs, and Private LAN Systems
- Smoke/CO<sub>2</sub> Detectors and Battery-Powered Alarm/Security Systems



#### DESCRIPTION

The TPS7A16 family of ultralow power, low-dropout (LDO) voltage regulators offers the benefits of ultralow quiescent current, high input voltage and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-powered applications where ultra-low quiescent current is critical to extending system battery life.

The TPS7A16 family offers an enable pin (EN) compatible with standard CMOS logic and an integrated open drain active-high power good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, battery-powered applications where power-rail sequencing is required.

In addition, the TPS7A16 is ideal for generating a low-voltage supply from multicell solutions ranging from high cell-count power-tool packs to automotive applications; not only can this device supply a wellregulated voltage rail, but it can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.



Low Power Microcontroller Rail Sequencing in Automotive Applications Subject to Load Dump Transient

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

#### SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub>
	<b>XX</b> is nominal output voltage ( $01 = Adjustable$ , $33 = 3.3 V$ , $50 = 5.0 V$ ) <sup>(2)</sup> <b>YYY</b> is package designator. <b>Z</b> is package quantity.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

(2) Additional output voltage options are available. Minimum-order quantities may apply, contact your sales representative for details.

#### **ABSOLUTE MAXIMUM RATINGS**<sup>(1)</sup>

Over operating free-air temperature range  $-40^{\circ}C \le T_{J} \le +125^{\circ}C$  (unless otherwise noted).

		VALUE		
		MIN	MAX	UNIT
	IN pin to GND pin	-0.3	+62	V
	OUT pin to GND pin	-0.3	+20	V
	OUT pin to IN pin	-62	+0.3	V
	FB pin to GND pin	-0.3	+3	V
Voltage	FB pin to IN pin	-62	+0.3	V
	EN pin to IN pin	-62	0.3	V
	EN pin to GND pin	-0.3	+62	V
	PG pin to GND pin	-0.3	+5.5	V
	DELAY pin to GND pin	-0.3	+5.5	V
Current	Peak output	Intern	ally limited	t
<b>T</b>	Operating virtual junction, T <sub>J</sub> , absolute maximum range <sup>(2)</sup>	-40	+150	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C
	Human body model (HBM)		2	kV
Electrostatic discharge rating	Charged device model (CDM)		500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum rated conditions for extended periods may affect device reliability.

(2) No permanent damage will occur to the part operating within this range though electrical performance is not guaranteed outside the operating free-air temperature range.

#### THERMAL INFORMATION

		TPS7	TPS7A1601			
	THERMAL METRIC <sup>(1)</sup>	DGN	DRB	UNITS		
		8 PINS	8 PINS			
$\theta_{JA}$	Junction-to-ambient thermal resistance	66.2	44.5			
θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	45.9	49.5			
$\theta_{JB}$	Junction-to-board thermal resistance	34.6	11.3	80.001		
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.9	0.7	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	34.3	141.2			
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	14.9	4.7			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### ELECTRICAL CHARACTERISTICS

At  $T_J = -40^{\circ}$ C to +125°C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or  $V_{IN} = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 10$  µA,  $C_{IN} = 1$  µF,  $C_{OUT} = 2.2$  µF, and FB tied to OUT, unless otherwise noted.

PARAMETER			T			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		3		60	V
V <sub>REF</sub>	Internal reference	$T_J$ = +25°C, $V_{FB}$ = $V_{REF}$ , $V_{IN}$ = 3 V, $I_{OUT}$ = 10 $\mu$ A	1.169	1.193	1.217	V
V <sub>UVLO</sub>	Undervoltage lockout threshold			2.7		V
	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 V$	V <sub>REF</sub>		18.5	V
V <sub>OUT</sub>	Nominal accuracy	$T_J = +25^{\circ}C, V_{IN} = 3 \text{ V}, I_{OUT} = 10 \ \mu\text{A}$	-2.0%		+2.0%	V <sub>OUT</sub>
•001	Overall accuracy	$V_{OUT(NOM)} + 0.5 V \le V_{IN} \le 60 V^{(1)}$ 10 µA ≤ I <sub>OUT</sub> ≤ 100 mA	-2.0%		+2.0%	V <sub>OUT</sub>
$\Delta V_{O(\Delta VI)}$	Line regulation	$3 \text{ V} \leq \text{V}_{IN} \leq 60 \text{ V}$		±1.0%		V <sub>OUT</sub>
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μA ≤ I <sub>OUT</sub> ≤ 100 mA		±1.0%		V <sub>OUT</sub>
		V <sub>IN</sub> = 4.5 V, V <sub>OUT(NOM)</sub> = 5 V, I <sub>OUT</sub> = 20 mA		60		mV
V <sub>DO</sub>	Dropout voltage	V <sub>IN</sub> = 4.5 V, V <sub>OUT(NOM)</sub> = 5 V, I <sub>OUT</sub> = 100 mA		265	500	mV
I <sub>LIM</sub>	Current limit	$V_{OUT} = 90\% V_{OUT(NOM)}, V_{IN} = 3.0 V$	101	225	400	mA
	Ground current	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 60 \text{ V}, \text{ I}_{\text{OUT}} = 10 \mu\text{A}$		5.0	15	μA
I <sub>GND</sub>		I <sub>OUT</sub> = 100 mA		5.0		μA
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = +0.4 V		0.59	5.0	μA
I <sub>FB</sub>	Feedback current <sup>(2)</sup>		-0.1	-0.01	0.1	μA
I <sub>EN</sub>	Enable current	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 12 \text{ V}, \text{ V}_{\text{IN}} = \text{V}_{\text{EN}}$	-1.0	-0.01	1.0	μA
V <sub>EN_HI</sub>	Enable high-level voltage		1.2			V
V <sub>EN_LO</sub>	Enable low- level voltage				0.3	V
N/	DO tria that the lat	OUT pin floating, $V_{FB}$ increasing, $V_{IN} \ge V_{IN}$ MIN	85%		95%	V <sub>OUT</sub>
V <sub>IT</sub>	PG trip threshold	OUT pin floating, $V_{FB}$ decreasing, $V_{IN} \ge V_{IN_{MIN}}$	83%		93%	V <sub>OUT</sub>
V <sub>HYS</sub>	PG trip hysteresis			2.3%	4%	V <sub>OUT</sub>
V <sub>PG, LO</sub>	PG output low voltage	OUT pin floating, $V_{FB} = 80\% V_{REF}$ , $I_{PG} = 1mA$			0.4	V
I <sub>PG, LKG</sub>	PG leakage current	V <sub>PG</sub> = V <sub>OUT(NOM)</sub>	-1.0		1.0	μA
IDELAY	DELAY pin current			1.0	2.0	μA
PSRR	Power-supply rejection ratio	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 3 \ V, \ V_{\text{OUT}(\text{NOM})} = V_{\text{REF}}, \ C_{\text{OUT}} = 10 \ \mu\text{F}, \\ f = 100 \ \text{Hz} \end{array}$		50		dB
<b>-</b>	Thermal chutdown terman furt	Shutdown, temperature increasing		+170		°C
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperature decreasing		+150		°C
TJ	Operating junction temperature range		-40		+125	°C

(1) Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load (P ≈ (V<sub>IN</sub> - V<sub>OUT</sub>) × I<sub>OUT</sub> = (24 V - V<sub>REF</sub>) × 50 mA ≈ 1.14 W). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heatsinking.

(2)  $I_{FB} > 0$  flows out of the device.

#### **DEVICE INFORMATION**

#### FUNCTIONAL BLOCK DIAGRAM



#### TYPICAL APPLICATION CIRCUIT



#### **TPS7A1601 Circuit as an Adjustable Regulator**



Γ

TD07440....

#### SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

#### **PIN CONFIGURATION**





#### **PIN DESCRIPTIONS**

TPS7A	A16xx	
NAME	NO.	DESCRIPTION
DELAY	7	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.
EN	5	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_{-HI}}$ , the regulator is enabled. If $V_{EN} \le V_{EN_{-LO}}$ , the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.
FB/DNC	2	For the adjustable version (TPS7A1601), the feedback pin is the input to the control-loop error amplifier. This pin is used to set the output voltage of the device when the regulator output voltage is set by external resistors. For the fixed voltage versions: <b>DO NOT CONNECT</b> to this pin. Do not route this pin to any electrical net, not even GND or IN.
GND	4	Ground pin.
IN	8	Regulator input supply pin. A capacitor > 0.1 $\mu$ F must be tied from this pin to ground to assure stability. It is recommended to connect a 10 $\mu$ F ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input tracer or high source impedances are encountered.
NC	6	This pin can be left open or tied to any voltage between GND and IN.
OUT	1	Regulator output pin. A capacitor > 2.2 $\mu$ F must be tied from this pin to ground to assure stability. It is recommended to connect a 10 $\mu$ F ceramic capacitor from OUT to GND (as close to the device as possible) to maximize AC performance.
PG	3	Power-good pin. Open collector output; leave open or connect to GND if the power-good function is not needed.
PowerPAD		Solder to printed circuit board (PCB) to enhance thermal performance. Although it can be left floating, it is highly recommended to connect the PowerPAD to the GND plane.

SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014



www.ti.com





# SBVS171D – DECEMBER 2011 – REVISED JANUARY 2014

**TPS7A16** 

#### www.ti.com

**TYPICAL CHARACTERISTICS (continued)** 

At  $T_J = -40^{\circ}C$  to +125°C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or  $V_{IN} = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 10$  µA,  $C_{IN} = 1$  µF,  $C_{OUT} = 2.2$  µF, and FB tied to OUT, unless otherwise noted.



Figure 12.

Figure 11.

SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

#### **TYPICAL CHARACTERISTICS (continued)**

At  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or  $V_{IN} = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 10$  µA,  $C_{IN} = 1$  µF,  $C_{OUT} = 2.2$  µF, and FB tied to OUT, unless otherwise noted.



Figure 13.

STRUMENTS

ÈXAS



TPS7A16

#### THEORY OF OPERATION

#### **GENERAL DESCRIPTION**

The TPS7A16 family of ultra-low power voltage regulators offers the benefit of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-operated applications where ultra-low quiescent current is critical to extending system battery life.

#### ADJUSTABLE VOLTAGE OPERATION

The TPS7A1601 has an output voltage range from 1.194 V to 20 V. The nominal output of the device is set by two external resistors, as shown in Figure 14:



Figure 14. Adjustable Operation

R<sub>1</sub> and R<sub>2</sub> can be calculated for any output voltage range using the formula shown in Equation 1:

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

#### **Resistor Selection**

It is recommended to use resistors in the order of  $M\Omega$  to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the device's quiescent current).

If greater voltage accuracy is required, take into account the voltage offset contributions as a result of feedback current and use of 0.1% tolerance resistors.

Table 1 shows the resistor combination to achieve a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while abiding to the formula shown in Equation 1.

(1)

#### SBVS171D – DECEMBER 2011 – REVISED JANUARY 2014

V <sub>OUT</sub>	R <sub>1</sub>	R <sub>2</sub>	$V_{OUT}/(R_1 + R_2) \ll I_Q$	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 µA	±2%
1.8 V	1.18 MΩ	2.32 MΩ	514 nA	±(2% + 0.14%)
25 V	1.5 MΩ	1.37 MΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 MΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 MΩ	1.07 MΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 MΩ	1.07 MΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 MΩ	1.58 MΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 MΩ	327 nA	±(2% + 0.19%)
18 V	16.2 MΩ	1.15 MΩ	1038 nA	±(2% + 0.26%)

#### Table 1. Selected Resistor Combinations

18 V $16.2 M\Omega$  $1.15 M\Omega$ 1038 nA $\pm(2\% + 0.26\%)$ Close attention must be paid to board contamination when using high-value resistors; board contaminants may significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-

#### CAPACITOR RECOMMENDATIONS

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TPS7A16 family of ultra-low power, high-voltage linear regulators achieves stability with a minimum input capacitance of 0.1  $\mu$ F and output capacitance of 2.2  $\mu$ F; however, it is recommended to use a 10- $\mu$ F ceramic capacitor to maximize ac performance.

# POWER-GOOD

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pull-up resistor. When no  $C_{DELAY}$  is used, the PG output is high-impedance when  $V_{OUT}$  is greater than the PG trip threshold ( $V_{IT}$ ). If  $V_{OUT}$  drops below  $V_{IT}$ , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

The power-good feature functionality is only guaranteed when  $V_{IN} \ge 3V (V_{IN\_MIN})$ 

voltage version of the TPS7A16 or using resistors in the order of hundreds or tens of k $\Omega$ .

#### Power-Good Delay and Delay Capacitor

The power-good delay time ( $t_{DELAY}$ ) is defined as the time period from when  $V_{OUT}$  exceeds the PG trip threshold voltage ( $V_{IT}$ ) to when the PG output is high. This power-good delay time is set by an external capacitor ( $C_{DELAY}$ ) connected from the DELAY pin to GND; this capacitor is charged from 0 V to ~1.8 V by the DELAY pin current ( $I_{DELAY}$ ) once  $V_{OUT}$  exceeds the PG trip threshold ( $V_{IT}$ ).

When  $C_{DELAY}$  is used, the PG output is high-impedance when  $V_{OUT}$  exceeds  $V_{IT}$ , and  $V_{DELAY}$  exceeds  $V_{REF}$ .

The power-good delay time can be calculated using:  $t_{DELAY} = (C_{DELAY} \times V_{REF})/I_{DELAY}$ . For example, when  $C_{DELAY} = 10 \text{ nF}$ , the PG delay time is approximately 12ms; that is, (10 nF x 1.193 V)/1  $\mu$ A = 11.93 ms.

### FEED-FORWARD CAPACITOR

Submit Documentation Feedback

Although a feed-forward capacitor ( $C_{FF}$ ) from OUT to FB is not needed to achieve stability, it is recommended to use a 0.01-µF feed-forward capacitor to maximize ac performance.

# TRANSIENT RESPONSE

10

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases the duration of the transient response.

www.ti.com



SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

#### **APPLICATION INFORMATION**

#### AUTOMOTIVE APPLICATIONS

The TPS7A16 family maximum input voltage of 60 V makes it ideal for use in automotive applications where high-voltage transients are present.

Events such as load-dump overvoltage (where the battery is disconnected while the alternator is providing current to a load) may cause voltage spikes from 25 V to 60 V. In order to prevent any damage to sensitive circuitry, local transient voltage suppressors can be used to cap voltage spikes to lower, more manageable voltages.

The TPS7A16 family can be used to simplify and lower costs in such cases. The TPS7A16 very high voltage range allows this regulator to not only withstand the voltages coming out of these local transient voltage suppressors, but even replace them, thus lowering system cost and complexity.



#### Figure 15. Low-Power Microcontroller Rail Sequencing in Automotive Applications Subjected to Load-Dump Transients

#### MULTICELL BATTERY PACKS

Currently, battery packs can employ up to a dozen cells in series that, when fully charged, may have voltages of up to 55 V. Internal circuitry in these battery packs is used to prevent overcurrent and overvoltage conditions that may degrade battery life or even pose a safety risk; this internal circuitry is often managed by a low-power microcontroller, such as TI's MSP430.

The microcontroller continuously monitors the battery itself, whether the battery is in use or not. Although this microcontroller could be powered by an intermediate voltage taken from the multicell array, this approach unbalances the battery pack itself, degrading its life or adding cost to implement more complex cell balancing topologies.

The best approach to power this microcontroller is to regulate down the voltage from the entire array to discharge every cell equally and prevent any balancing issues. This approach reduces system complexity and cost.

TPS7A16 is the ideal regulator for this application because it can handle very high voltages (from the entire multicell array) and has very low quiescent current (to maximize battery life).



SBVS171D – DECEMBER 2011 – REVISED JANUARY 2014

www.ti.com



#### Figure 16. Protection Based on Low-Power Microcontroller Power from Multicell Battery Packs

#### **BATTERY-OPERATED POWER TOOLS**

High voltage multicell battery packs support high-power applications, such as power tools, with high current drain when in use, highly intermittent use cycles, and physical separation between battery and motor.

In these applications, a microcontroller or microprocessor controls the motor. This microcontroller must be powered with a low-voltage rail coming from the high-voltage, multicell battery pack; as mentioned previously, powering this microcontroller or microprocessor from an intermediate voltage from the multicell array causes battery-pack life degradation or added system complexity because of cell balancing issues. In addition, this microcontroller or microprocessor must be protected from the high-voltage transients because of the motor inductance.

The TPS7A16 can be used to power the motor-controlled microcontroller or microprocessor; its low quiescent current maximizes battery shelf life and its very high-voltage capabilities simplify system complexity by replacing voltage suppression filters, thus lowering system cost.



Figure 17. Low Power Microcontroller Power From Multi-cell Battery Packs In Power Tools



SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

#### LAYOUT

#### PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS7A16 are available at the end of this product data sheet and at www.ti.com.

#### BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7A16 evaluation board, available at www.ti.com.

#### Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from near-by components (specially from logic and digital ICs, such as microcontrollers and microprocessors); these capacitively-coupled signals may produce undesirable output voltage transients. In these cases, it is recommended to use a fixed-voltage version of the TPS7A16, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat spreading area. For reliable operation, junction temperature should be limited to a maximum of +125°C at the worst case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A16 into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) I_{\rm OUT}$$

(2)



SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014

#### SUGGESTED LAYOUT AND SCHEMATIC

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.

It may be possible to obtain acceptable performance with alternative PCB layouts; however, the layout and the schematic have been shown to produce good results and are meant as a guideline.

Figure 18 shows the schematic for the suggested layout.Figure 19 and Figure 20 show the top and bottom printed circuit board (PCB) layers for the suggested layout.



Figure 18. Schematic for Suggested Layout



Figure 19. Suggested Layout: Top Layer



SBVS171D - DECEMBER 2011 - REVISED JANUARY 2014



Figure 20. Suggested Layout: Bottom Layer

#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (November 2013) to Revision D	Page
<ul> <li>Changed Feedback Current min, typ, and max values from -1.0, 0.0, and 1.0 to -0.1, -</li> <li>Changed Enable Current typ value from 0.01 to -0.01</li> </ul>	
Changes from Revision B (April 2013) to Revision C	Page
Changed DRB package from product preview to production data	1
Added DRB package to thermal information	
Changed Figure 4 Y-axis unit from V to mV (typo)	
Changes from Revision A (December 2011) to Revision B	Page
Added preview DRB package to data sheet	1
Changes from Original (December 2011) to Revision A	Page
Changed data sheet to from product preview to production data	1





13-Jul-2014

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7A1601DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ	Samples
TPS7A1601DGNT	ACTIVE	MSOP- PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ	Samples
TPS7A1601DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M	Samples
TPS7A1601DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M	Samples
TPS7A1633DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1633DGNT	ACTIVE	MSOP- PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	Samples
TPS7A1633DRBR	PREVIEW	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	
TPS7A1633DRBT	PREVIEW	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ	
TPS7A1650DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples
TPS7A1650DGNT	ACTIVE	MSOP- PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	Samples
TPS7A1650DRBR	PREVIEW	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	
TPS7A1650DRBT	PREVIEW	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



13-Jul-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS7A1601, TPS7A1633, TPS7A1650 :

• Automotive: TPS7A1601-Q1, TPS7A1633-Q1, TPS7A1650-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DGNT	MSOP- Power PAD	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DGNT	MSOP- Power PAD	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DGNT	MSOP- Power PAD	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Jan-2014



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1601DGNR	MSOP-PowerPAD	DGN	8	2500	370.0	355.0	55.0
TPS7A1601DGNT	MSOP-PowerPAD	DGN	8	250	195.0	200.0	45.0
TPS7A1601DRBR	SON	DRB	8	3000	370.0	355.0	55.0
TPS7A1601DRBT	SON	DRB	8	250	220.0	205.0	50.0
TPS7A1633DGNR	MSOP-PowerPAD	DGN	8	2500	370.0	355.0	55.0
TPS7A1633DGNT	MSOP-PowerPAD	DGN	8	250	195.0	200.0	45.0
TPS7A1650DGNR	MSOP-PowerPAD	DGN	8	2500	370.0	355.0	55.0
TPS7A1650DGNT	MSOP-PowerPAD	DGN	8	250	195.0	200.0	45.0

DGN (S-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{M}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206323-4/1 12/11

NOTE: All linear dimensions are in millimeters

#### PowerPAD is a trademark of Texas Instruments





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# THERMAL PAD MECHANICAL DATA

### DRB (S-PVSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- This drawing is subject to change without notice. Β.
  - Publication IPC-7351 is recommended for alternate designs. C.

  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments: TPS7A1633DGNR TPS7A1633DGNT TPS7A1633DRBT TPS7A1633DRBR