www.ti.com

# Very Low Input, Very Low Dropout 3-Amp Regulator With Enable

Check for Samples: TPS7A7002

## **FEATURES**

- Input Voltage as Low as 1.425 V
- 380-mV Maximum Dropout at 2 A
- 600-mV Maximum Dropout at 3 A
- Adjustable Output from 0.5 V
- Protections: Current Limit and Thermal Shutdown
- Enable Pin
- 1-uA Quiescent Current in Shutdown Mode
- Full Industrial Temperature Range
- Available in an SOIC-8, Fully RoHS-Compliant Package

# **APPLICATIONS**

- Telecom/Networking Cards
- Motherboards/Peripheral Cards
- Industrial
- · Wireless Infrastructure
- Set-Top Boxes
- Medical Equipment
- Notebook Computers
- Battery-Powered Systems


## DESCRIPTION

The TPS7A7002 is a high-performance, positive-voltage, low-dropout (LDO) regulator designed for use in applications requiring very-low input voltage and very-low dropout voltage at up to 3 A. The device operates with a single input voltage as low as 1.425 V, and with an output voltage programmable to as low as 0.5 V. The output voltage can be set using an external divider.

The TPS7A7002 features ultralow dropout, ideal for applications where  $V_{OUT}$  is very close to  $V_{IN}$ . Additionally, the TPS7A7002 has an enable pin for further reduced power dissipation while in Shutdown mode. The TPS7A7002 provides excellent regulation over variations in line, load, and temperature.

The TPS7A7002 is available in an SOIC-8 PowerPAD™ package.

#### TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub>
TPS7A7002 <b>yyyz</b>	YYY is package designator.  Z is package quantity.

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

		VALU	JE	
		MIN	MAX	UNIT
Voltogo	IN, OUT	-0.3	+7.0	V
Voltage	EN, FB	-0.3	$V_{IN} + 0.3^{(2)}$	V
Current	OUT	Internally	limited	Α
Tomporoturo	Operating virtual junction, T <sub>J</sub>	<b>-</b> 55	+150	°C
Temperature	Storage, T <sub>stg</sub>	<b>-</b> 55	+150	°C
Electrostatic discharge (ESD)	Human body model (HBM, JESD22-A114A)		2	kV
ratings (3)	Charged device model (CDM, JESD22-C101B.01)		500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM MAX	UNIT
Input voltage	1.425	6.5	V
Ambient temperature range	-40	+105	°C
Junction temperature range	-40	+125	°C
Maximum output current		3	Α

# THERMAL INFORMATION

		TPS7A7002	
	THERMAL METRIC <sup>(1)</sup>	DDA (SOIC)	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	46.4	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	54.2	
$\theta_{JB}$	Junction-to-board thermal resistance	29.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	10.2	*C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	29.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	6.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

Product Folder Links: TPS7A7002

<sup>(2)</sup> The absolute maximum rating is V<sub>IN</sub> + 0.3 V or +7.0 V, whichever is smaller.

<sup>(3)</sup> ESD testing is performed according to the respective JESD22 JEDEC standard.

www.ti.com

## **ELECTRICAL CHARACTERISTICS**

Over the full operating temperature range (see Recommended Operating Conditions),  $V_{EN} = 1.1 \text{ V}$ ,  $V_{FB} = V_{OUT}^{(1)}$ ,  $1.425 \text{ V} \le V_{IN} \le 6.5 \text{ V}$ ,  $10 \text{ } \mu\text{A} \le I_{OUT} \le 3 \text{ A}$ ,  $C_{OUT} = 10 \text{ } \mu\text{F}$ , unless otherwise noted. Typical values are at  $T_J = +25 ^{\circ}\text{C}$ 

			TF	PS7A7002		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VO	LTAGE				1	
I <sub>GND</sub>	GND pin current (small)	$V_{\text{IN}}$ = 3.3 V, 50- $\Omega$ load resistor between OUT and GND			3	mA
	GND pin current (shutdown)	$V_{IN} = 6.5 \text{ V}, V_{EN} = 0 \text{ V}$			5	μA
OUTPUT \	/OLTAGE					
		$V_{IN} = V_{OUT} + 0.5 V^{(4)}, I_{OUT} = 10 \text{ mA}$				
V <sub>OUT</sub>	Output voltage accuracy (2)(3)	$V_{IN} = 1.8 \text{ V}, I_{OUT} = 0.8 \text{ A}, 0^{\circ}\text{C} \le T_{J} = T_{A} \le +85^{\circ}\text{C}$	-2.0		+2.0	%
		I <sub>OUT</sub> = 10 mA	-3.0		+3.0	
$\Delta V_{O(\Delta VI)}$	Line regulation	I <sub>OUT</sub> = 10 mA		0.2	0.4	%/V
$\Delta V_{O(\Delta IO)}$	Load regulation (3)	10 mA ≤ I <sub>OUT</sub> ≤ 3 A		0.25	0.75	%/A
		$I_{OUT} = 1.0 \text{ A}, 0.5 \text{ V} \le V_{OUT} \le 5.0 \text{ V}$			200	
$V_{DO}$	Dropout voltage (5)	$I_{OUT} = 2.0 \text{ A}, 0.5 \text{ V} \le V_{OUT} \le 5.0 \text{ V}$			380	mV
		$I_{OUT} = 3.0 \text{ A}, 0.5 \text{ V} \le V_{OUT} \le 4.8 \text{ V}$			600	
I <sub>LIM</sub>	Output current limit	$V_{IN} = 1.425 \text{ V}, V_{OUT} = 0.9 \times V_{OUT(NOM)}$	3.36			Α
FEEDBAC	K					
V <sub>REF</sub>	Reference voltage accuracy	$V_{IN} = 3.3 \text{ V}, V_{FB} = V_{OUT}, I_{OUT} = 10 \text{ mA}$	0.490	0.500	0.510	V
I <sub>FB</sub>	FB pin current	V <sub>FB</sub> = 0.5 V			1	μΑ
ENABLE						
I <sub>EN</sub>	EN pin current	V <sub>EN</sub> = 0 V, V <sub>IN</sub> = 3.3 V			0.2	μΑ
VIL <sub>EN</sub>	EN pin input low (disable)	V <sub>IN</sub> = 3.3 V	0		0.5	V
VIH <sub>EN</sub>	EN pin input high (enable)	V <sub>IN</sub> = 3.3 V	1.1		$V_{IN}$	V
TEMPERA	TURE	,				
_		Shutdown, temperature increasing		+160		°C
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperature decreasing		+140		°C

<sup>(1)</sup> When setting  $V_{OUT}$  to a value other than 0.5 V, connect  $R_1$  and  $R_2$  to the FB pin using 10 k $\Omega \le R_2 \le 50$  k $\Omega$  resistors. See Figure 1 for details of R<sub>1</sub> and R<sub>2</sub>.

Copyright © 2013, Texas Instruments Incorporated

Submit Documentation Feedback

 <sup>(2)</sup> Accuracy does not include error on feedback resistors R<sub>1</sub> and R<sub>2</sub>.
 (3) TPS7A7002 is not tested at V<sub>OUT</sub> = 0.5 V, 2.3 V ≤ V<sub>IN</sub> ≤ 6.5 V, and 500 mA ≤ I<sub>OUT</sub> ≤ 3 A because the power dissipation is higher than the maximum rating of the package. Also, this accuracy specification does not apply to any application condition that exceeds the power dissipation limit of the package. Also, this accurate dissipation limit of the package.

(4) V<sub>IN</sub> = V<sub>OUT</sub> + 0.5 V or 1.425 V, whichever is greater.

(5) V<sub>DO</sub> = V<sub>IN</sub> - V<sub>OUT</sub> with V<sub>FB</sub> = GND configuration.



## **FUNCTIONAL BLOCK DIAGRAM**





Figure 1. Adjustable Output Voltage Version

# **PIN CONFIGURATIONS**



# **PIN DESCRIPTIONS**

NAME	PIN#	DESCRIPTION
EN	2	Enable input. Pulling this pin below 0.5 V turns the regulator off. Connect to V <sub>IN</sub> if not being used.
FB	7	This pin is the output voltage feedback input through voltage dividers. See Table 1 for more details.
GND	8	Ground pin
IN	3	Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin.
NC 1, 4, 5		Not internally connected. The NC pins are not connected to any electrical node. It is recommended to connect the NC pins to large-area planes.
OUT	6	Regulated output pin. A 4.7-µF or larger capacitor of any type is required for stability.
PowerPAD		It is strongly recommended to connect the thermal pad to a large-area ground plane. If an electrically floating, dedicated thermal plane is available, the thermal pad can also be connected to it.

Submit Documentation Feedback



## TYPICAL CHARACTERISTICS

For all fixed voltage versions and an adjustable version at  $T_J$  = +25°C,  $V_{EN}$  =  $V_{IN}$ ,  $C_{IN}$  = 10  $\mu$ F,  $C_{OUT}$  = 10  $\mu$ F, and using the component values in Table 1, unless otherwise noted.




Figure 2. STABILITY CURVE ( $C_{OUT} = 10 \mu F$ )




Figure 3. STABILITY CURVE ( $C_{OUT} = 100 \mu F$ )




Figure 4. POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY ( $V_{\text{IN}} = 5.0 \text{ V}$ ,  $V_{\text{OUT}} = 3.3 \text{ V}$ )




Figure 5. DROPOUT VOLTAGE vs OUTPUT CURRENT (V<sub>OUT</sub> = 3.3 V)




Figure 6. DROPOUT VOLTAGE vs OUTPUT CURRENT (V<sub>OUT</sub> = 1.6 V)




Figure 7. DROPOUT VOLTAGE vs OUTPUT CURRENT (V<sub>OUT</sub> = 1.4 V)



#### **APPLICATION INFORMATION**

#### **OVERVIEW**

The TPS7A7002 offers a high current supply with very-low dropout voltage. The TPS7A7002 is designed to minimize the required component count for a simple, small-size, and low-cost solution.

# **INPUT CAPACITOR (IN)**

When designing your printed circuit board (PCB), an input capacitor is not required for stability; however, it is recommended to connect a 1-µF to 10-µF low equivalent series resistance (ESR) capacitor across IN and GND as close as possible to the device.

# **OUTPUT CAPACITOR (OUT)**

The device is designed to be stable with an output capacitance of 4.7  $\mu F$  or larger. For a good load transient response, a 10- $\mu F$  or larger ceramic capacitor is recommended. Connect the output capacitor across OUT and GND as close as possible to the device.

# FEEDBACK RESISTORS (FB)

The voltage on the FB pin sets the output voltage and is determined by the values of  $R_1$  and  $R_2$ . The values of  $R_1$  and  $R_2$  can be calculated for any voltage using the formula given in Equation 1:

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.500$$
(1)

Table 1 shows the recommended resistor values for the best performance of the TPS7A7002. In Table 1, E96 series resistors are used. For the actual design, pay attention to any resistor error factors.

Table 1. Sample Resistor Values for Common Output Voltages

V <sub>out</sub>	R <sub>1</sub>	R <sub>2</sub>
1.0 V	30.1 kΩ	30.1 kΩ
1.2 V	42.2 kΩ	30.1 kΩ
1.5 V	60.4 kΩ	30.1 kΩ
1.8 V	78.7 kΩ	30.1 kΩ
2.5 V	121 kΩ	30.1 kΩ
3.0 V	150 kΩ	30.1 kΩ
3.3 V	169 kΩ	30.1 kΩ
5.0 V	274 kΩ	30.1 kΩ

# **ENABLE (EN)**

The enable pin (EN) is an active-high logic input. When it is logic low, the device turns off, and the consumption current is less than 1  $\mu$ A. When it is logic high, the device turns on. The EN pin is required to be connected to a logic high or logic low level.

When the enable function is not required, connect EN to VIN.

#### INTERNAL CURRENT LIMIT

The TPS7A7002 internal current limit helps protect the regulator during fault conditions. During a current-limit condition, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

Powering on the device with the enable pin, or increasing the input voltage above the minimum operating voltage while a low-impedance short exists on the output of the device, may result in a sequence of high-current pulses from the input to the output of the device. The energy consumed by the device is minimal during these events; therefore, there is no failure risk. Additional input capacitance helps to mitigate the load transient requirement of the upstream supply during these events.

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

www.ti.com

#### THERMAL INFORMATION

#### **Thermal Protection**

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled again.

The internal protection circuitry of the TPS7A7002 is designed to protect against overload conditions. It is not intended to replace proper heat sinking. Continuously running the TPS7A7002 into thermal shutdown degrades device reliability.

## **Power Dissipation**

Power dissipation of the device depends on the input voltage and load conditions and can be calculated using Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(2)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SOIC (DDA) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can either be connected to ground or left floating; however, to prevent overheating, attach the device to an appropriate amount of copper PCB area. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device, and can be calculated using Equation 3:

$$R_{\theta JA} = \left(\frac{+125^{\circ}C - T_{A}}{P_{D}}\right) \tag{3}$$

(3)



# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2013) to Revision B	Page
Changed data sheet status from product preview to production data	1
Added pin 1 identifier (black bar) to pinout diagram	4
Changes from Original (May 2013) to Revision A	Page
Changed product preview data sheet; added new text to Internal Current Limit section	6



# PACKAGE OPTION ADDENDUM

10-Nov-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A7002DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SJA	Samples
TPS7A7002DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SJA	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Nov-2013

n no event shall TI's liability arising out of such information	exceed the total purchase price of the TI part(s) at issue in	this document sold by TI to Customer on an annual basis.
---	---	--

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Nov-2013

# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ľ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7002DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Nov-2013



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS7A7002DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0

# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

# THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE



## NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

# Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Texas Instruments:** 

TPS7A7002DDAR TPS7A7002DDA