

SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

BICMOS LOW-POWER CURRENT-MODE PWM CONTROLLER

FEATURES

- Enhanced Replacement for UC3842A Family With Pin-to-Pin Compatibility
- 1-MHz Operation

RUMENTS

- 50-μA Standby Current, 100-μA Maximum
- Low Operating Current of 2.3 mA at 52 kHz
- Fast 35-ns Cycle-by-Cycle Overcurrent Limiting
- ±1-A Peak Output Current
- Rail-to-Rail Output Swings with 25-ns Rise and 20-ns Fall Times
- ±1% Initial Trimmed 2.5-V Error Amplifier Reference
- Trimmed Oscillator Discharge Current
- New Under Voltage Lockout Versions
- MSOP-8 Package Minimizes Board Space

APPLICATIONS

- Switch-Mode Power Supplies
- dc-to-dc Converters
- Board Mount Power Modules


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION

UCC38C4x family is a high-performance currentmode PWM controller. It is an enhanced BiCMOS version with pin-for-pin compatibility to the industry standard UC384xA family and UC384x family of PWM controllers. In addition, lower startup voltage versions of 7 V are offered as UCC38C40 and UCC38C41.

Providing necessary features to control fixed frequency, peak current-mode power supplies, this family offers the following performance advantages. The device offers high-frequency operation up to 1 MHz with low start-up and operating currents, thus minimizing start-up loss and low operating power consumption for improved efficiency. The device also features a very fast current-sense-to-output delay time of 35 ns and a \pm 1 A peak output current capability with improved rise and fall times for driving large external MOSFETs directly.

The UCC38C4x family is offered in 8-pin packages, MSOP (DGK), SOIC (D) and PDIP (P).





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2003 - 2010, Texas Instruments Incorporated

SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _{DD}		18	V
Output voltage range, V _{OUT}		18	V
Average output current, I _{OUT} ¶		200	mA
Reference output current, I _{OUT(ref)} ¶		-20	mA
Operating junction temperature, T_J^{\P}	-40	105	°C

[¶] It is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

absolute maximum ratings over operating free-air temperature (unless otherwise noted) $^{\pm\$}$

• • •	• • •
Supply voltage (VDD)	
(MAX ICC)	
Output current, I _{OUT} peak	±1 A
Output energy, capacitive load	5 μJ
Voltage rating (COMP, CS, FB)	-0.3 V to 6.3 V
	-0.3 V to 20 V
(RT/CT)	-0.3 V to 6.3 V
Error amplifier output sink current	10 mA
Total Power Dissipation at T _A = 25°C: D package	
DGK package	
P package	
Operating junction temperature range, T	-55°C to 150°C
	-65°C to 150°C
[‡] Stresses beyond those listed under "absolute maximum ratings" may cause	se permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions bevo	nd those indicated under "recommended operating conditions" is not

functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

§ All voltages are with respect to ground. Currents are positive into and negative out of the specified terminals. Consult the Packaging Section of the Databook for thermal limitations and considerations of the package.

$T_A = T_J$	MAXIMUM DUTY CYCLE	UVLO ON/OFF	SOIC-8 SMALL OUTLINE (D)†	PDIP-8 PLASTIC DIP (P)	MSOP-8 SMALL OUTLINE (DGK)†
		14.5V / 9.0V	UCC28C42D	UCC28C42P	UCC28C42DGK
	100%	8.4V / 7.6V	UCC28C43D	UCC28C43P	UCC28C43DGK
40°C to 105°C		7.0V / 6.6V	UCC28C40D	UCC28C40P	UCC28C40DGK
-40°C to 105°C		14.5V / 9.0V	UCC28C44D	UCC28C44P	UCC28C44DGK
	50%	8.4V / 7.6V	UCC28C45D	UCC28C45P	UCC28C45DGK
		7.0V / 6.6V	UCC28C41D	UCC28C41P	UCC28C41DGK
		14.5V / 9.0V	UCC38C42D	UCC38C42P	UCC38C42DGK
	100%	8.4V / 7.6V	UCC38C43D	UCC38C43P	UCC38C43DGK
0°C to 70°C		7.0V / 6.6V	UCC38C40D	UCC38C40P	UCC38C40DGK
		14.5V / 9.0V	UCC38C44D	UCC38C44P	UCC38C44DGK
	50%	8.4V / 7.6V	UCC38C45D	UCC38C45P	UCC38C45DGK
		7.0V / 6.6V	UCC38C41D	UCC38C41P	UCC38C41DGK

AVAILABLE OPTIONS

[†] D (SOIC-8) and DGK (MSOP-8) packages are available taped and reeled. Add R suffix to device type (e.g. UCC28C42DR) to order quantities of 2500 devices per reel. Tube quantities are 75 for D packages (SOIC-8) and 80 for DGK package (MSOP-8), and 50 for P package (PDIP-8).



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

electrical characteristics V_{DD} = 15 V (See Note 1), R_T = 10 k Ω , C_T = 3.3 nF, C_{VDD} = 0.1µF and no load on the outputs, T_A = -40°C to 105°C for the UCC28C4x and T_A = 0°C to 70°C for the UCC38C4x, T_A = T_J (unless otherwise noted)

PARAMETER	1	TEST CONDITION	IS	MIN	TYP	MAX	UNITS
Reference Section							
Output voltage, initial accuracy	$T_A = 25^{\circ}C$	I _{OUT} = 1mA		4.9	5.0	5.1	V
Line regulation	V _{DD} = 12 V to 18	V			0.2	20	mV
Load regulation	1mA to 20mA				3	25	mV
Temperature stability	See Note 2				0.2	0.4	mV/°C
Total output variation	See Note 2			4.82		5.18	V
Output noise voltage	10 Hz to 10 kHz,	$T_A = 25^{\circ}C$,	See Note 2		50		μV
Long term stability	1000 hours,	T _A = 125°C,	See Note 2		5	25	mV
Output short circuit				-30	-45	-55	mA
Oscillator Section							
Initial accuracy	$T_A = 25^{\circ}C$,	See Note 3		50.5	53	55	kHz
Voltage stability	$V_{DD} = 12 V \text{ to } 18$	V			0.2%	1.0%	
Temperature stability	T _{MIN} to T _{MAX} ,	See Note 2			1%	2.5%	
Amplitude	RT/CT Pin peak-to	o-peak			1.9		V
	$T_A = 25^{\circ}C$,	RT/CT = 2 V,	See Note 4	7.7	8.4	9.0	mA
Discharge current	RT/CT = 2 V,	See Note 4		7.2	8.4	9.5	mA
Error Amplifier Section							
Feedback input voltage, initial accuracy	V _{COMP} = 2.5 V,	$T_A = 25^{\circ}C$		2.475	2.500	2.525	V
Feedback input voltage, total variation	V _{COMP} = 2.5 V,			2.45	2.50	2.55	V
Input bias current	V _{FB} = 5.0 V				-0.1	-2.0	μA
Open-loop voltage gain (A _{VOL})	$V_{OUT} = 2 V \text{ to } 4 V$			65	90		dB
Unity gain bandwidth	See Note 2			1.0	1.5		MHz
Power supply rejection ratio (PSRR)	$V_{DD} = 12 \text{ V to } 18 \text{ V}$	V		60			dB
Output sink current	V _{FB} = 2.7 V,	V _{COMP} = 1.1 V		2	14		mA
Output source current	V _{FB} = 2.3 V,	$V_{COMP} = 5V$		-0.5	-1.0		mA
High-level output voltage (VOH)	V _{FB} = 2.7 V,	R _{LOAD} = 15 k to	GND	5	6.8		V
Low-level output voltage (VOL)	V _{FB} = 2.7 V,	R _{LOAD} = 15 k to	VREF		0.1	1.1	V
Current Sense Section							
Gain	See Note 5, 6			2.85	3.00	3.15	V/V
Maximum input signal	V _{FB} < 2.4 V			0.9	1.0	1.1	V
Power supply rejection ratio (PSRR)	VDD = 12 V to 18	V, See Note 2, 5			70		dB
Input bias current					-0.1	-2.0	μA
CS to output delay					35	70	ns
COMP to CS offset	$V_{CS} = 0 V$				1.15		V

NOTE: 1. Adjust V_{DD} above the start threshold before setting at 15 V.

NOTE: 2. Ensured by design. Not production tested.

NOTE: 3. Output frequencies of the UCC38C41, UCC38C44 and the UCC38C45 are half the oscillator frequency.

NOTE: 4. Oscillator discharge current is measured with R_T = 10 $k\Omega$ to $V_{REF.}$

NOTE: 5. Parameter measured at trip point of latch with V_{FB} = 0 V.

NOTE: 6. Gain is defined as ACS =
$$\frac{\Delta V_{COM}}{\Delta V_{CS}}$$
, 0V $\leq V_{CS} \leq$ 900mV




SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010


electrical characteristics V_{DD} = 15 V (See Note 1), R_T = 10 k Ω , C_T = 3.3 nF, C_{VDD} = 0.1µF and no load on the outputs, T_A = -40°C to 105°C for the UCC28C4x and T_A = 0°C to 70°C for the UCC38C4x, T_A = T_J (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output Section					
V _{OUT} low (R _{DS(on)} pull-down)	I _{SINK} = 200 mA		5.5	15	0
V _{OUT} high (R _{DS(on)} pull-up)	I _{SOURCE} = 200 mA		10	25	Ω
Rise tIme	$T_A = 25^{\circ}C$, $C_{LOAD} = 1 \text{ nF}$		25	50	
Fall time	$T_A = 25^{\circ}C$, $C_{LOAD} = 1 \text{ nF}$		20	40	ns
Undervoltage Lockout Section					
	UCC38C42, UCC38C44	13.5	14.5	15.5	
Start threshold	UCC38C43, UCC38C45	7.8	8.4	9.0	
	UCC38C40, UCC38C41	6.5	7.0	7.5	.,
	UCC38C42, UCC38C44	8	9	10	V
Minimum operating voltage	UCC38C43, UCC38C45	7.0	7.6	8.2	
	UCC38C40, UCC38C41	6.1	6.6	7.1	
PWM Section					
•• • • •	UCC38C42, UCC38C43, UCC38C40, V _{FB} < 2.4 V	94%	96%		
Maximum duty cycle	UCC38C44, UCC38C45, UCC38C41, V _{FB} < 2.4 V	47%	48%		
Minimum duty cycle	V _{FB} > 2.6 V			0%	
Current Supply Section					
Start-up current (I _{START-UP})	V_{DD} = Undervoltage lockout start threshold (-0.5 V)		50	100	μA
Operating supply current (I _{DD})	$V_{FB} = V_{CS} = 0 V$		2.3	3.0	mA

NOTE 1: Adjust V_{DD} above the start threshold before setting at 15 V.



MSOP	(DGK)	PACKAGE
	ŤΟΡ Ń	





SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

pin assignments

COMP: This pin provides the output of the error amplifier for compensation. In addition, the COMP pin is frequently used as a control port by utilizing a secondary-side error amplifier to send an error signal across the secondary-primary isolation boundary through an opto-isolator.

CS: The current sense pin is the non-inverting input to the PWM comparator. This is compared to a signal proportional to the error amplifier output voltage. A voltage ramp can be applied to this pin to run the device with a voltage mode control configuration.

FB: This pin is the inverting input to the error amplifier. The non-inverting input to the error amplifier is internally trimmed to $2.5 \text{ V} \pm 1\%$.

GND: Ground return pin for the output driver stage and the logic level controller section.

OUT: The output of the on-chip drive stage. OUT is intended to directly drive a MOSFET. The OUT pin in the UCC38C40, UCC38C42 and UCC38C43 is the same frequency as the oscillator, and can operate near 100% duty cycle. In the UCC38C41, UCC38C44 and the UCC38C45, the frequency of OUT is one-half that of the oscillator due to an internal T flipflop. This limits the maximum duty cycle to < 50%.

RT/CT: Timing resistor and timing capacitor. The timing capacitor should be connected to the device ground using minimal trace length.

VDD: Power supply pin for the device. This pin should be bypassed with a $0.1-\mu$ F capacitor with minimal trace lengths. Additional capacitance may be needed to provide hold up power to the device during startup.

VREF: 5-V reference. For stability, the reference should be bypassed with a $0.1-\mu$ F capacitor to ground using the minimal trace length possible.



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

APPLICATION INFORMATION

This device is a pin-for-pin replacement of the bipolar UC3842 family of controllers, the industry standard PWM controller for single-ended converters. Familiarity with this controller family is assumed.

The UCC28C4x/UCC38C4x series is an enhanced replacement with pin-to-pin compatibility to the bipolar UC284x/UC384x and UC284xA/UC384xA families. The new series offers improved performance when compared to older bipolar devices and other competitive BiCMOS devices with similar functionality. Note that these improvements discussed below generally consist of tighter specification limits that are a subset of the older product ratings, maintaining drop-in capability. In new designs these improvements can be utilized to reduce the component count or enhance circuit performance when compared to the previously available devices.

advantages

This device increases the total circuit efficiency whether operating off-line or in dc input circuits. In off-line applications the low start-up current of this device reduces steady state power dissipation in the startup resistor, and the low operating current maximizes efficiency while running. The low running current also provides an efficiency boost in battery operated supplies.

low voltage operation

Two members of the UCC38C4x family are intended for applications that require a lower start-up voltage than the original family members. The UCC38C40 and UCC38C41 have a turn-on voltage of 7.0 V typical and exhibit hysteresis of 0.4 V for a turn-off voltage of 6.6 V. This reduced start-up voltage enables use in systems with lower voltages, such as 12-V battery systems which are nearly discharged.

high speed operation

The BiCMOS design allows operation at high frequencies that were not feasible in the predecessor bipolar devices. First, the output stage has been redesigned to drive the external power switch in approximately half the time of the earlier devices. Second, the internal oscillator is more robust with less variation as frequency increases. In addition, the current sense to output delay has been reduced by a factor of three, to 45ns typical. These features combine to provide a device capable of reliable high frequency operation.

The UCC38C4x family oscillator is true to the curves of the original bipolar devices at lower frequencies yet extends the frequency programmability range to at least 1MHz. This allows the device to offer pin to pin capability where required yet capable of extending the operational range to the higher frequencies typical of latest applications. When the original UC3842 was released in 1984 most switching supplies operated between 20kHz and 100kHz. Today, the UCC38C4x can be used in designs cover a span roughly ten times higher than those numbers.

start/run current improvements

The start-up current is only 60 μ A typical, a significant reduction from the bipolar device's ratings of 300uA (UC384xA). For operation over the temperature range of -40 to 85°C the UCC28C4x devices offer a maximum startup current of 100 μ A, an improvement over competitive BiCMOS devices. This allows the power supply designer to further optimize the selection of the startup resistor value to provide a more efficient design. In applications where low component cost overrides maximum efficiency the low run current of 2.3 mA, typical, may allow the control device to run directly through the single resistor to (+) rail, rather than needing a bootstrap winding on the power transformer, along with a rectifier. The start/run resistor for this case must also pass enough current to allow driving the primary switching MOSFET, which may be a few milliamps in small devices.



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

APPLICATION INFORMATION

± 1% initial reference voltage

The BiCMOS internal reference of 2.5 V has an enhanced design and utilizes production trim to allow initial accuracy of $\pm 1\%$ at room temperature and $\pm 2\%$ over the full temperature range. This can be used to eliminate an external reference in applications that do not require the extreme accuracy afforded by the additional device. This is very useful for nonisolated dc-to-dc applications where the control device is referenced to the same common as the output. It is also applicable in offline designs that regulate on the primary side of the isolation boundary by looking at a primary bias winding, or perhaps from a winding on the output inductor of a buck-derived circuit.


reduced discharge current variation

The original UC3842 oscillator did not have trimmed discharged current, and the parameter was not specified on the datasheet. Since many customers attempted to use the discharge current to set a crude deadtime limit the UC3842A family was released with a trimmed discharge current specified at 25° C. The UCC28C4x/UCC38C4x series now offers even tighter control of this parameter, with approximately $\pm 3\%$ accuracy at 25° C, and less than 10% variation over temperature using the UCC28C4x devices. This level of accuracy can enable a meaningful limit to be programmed, a feature not currently seen in competitive BiCMOS devices. The improved oscillator and reference also contribute to decreased variation in the peak to peak variation in the oscillator waveform, which is often used as the basis for slope compensation for the complete power system.

soft-start

The following diagram provides a typical soft-start circuit for use with the UCC38C42. The values of R and C should be selected to bring the COMP pin up at a controlled rate, limiting the peak current supplied by the power stage. After the soft-start interval is complete the capacitor continues to charge to V_{REF} , effectively removing the PNP transistor from circuit considerations.

The optional diode in parallel with the resistor forces a soft-start each time the PWM goes through UVLO and the reference (V_{REF}) goes low. Without the diode, the capacitor otherwise remains charged during a brief loss of supply or brown-out, and no soft-start is enabled upon reapplication of VIN.



UDG-01072




SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

APPLICATION INFORMATION

oscillator synchronization

The UCC38C4x oscillator has the same synchronization characteristics as the original bipolar devices. Thus, the information in the Application Note U-100A, *UC3842/3/4/5 Provides Low-Cost Current-Mode Control*, (TI Literature No. SLUA143) still applies. The application note describes how a small resistor from the timing capacitor-to-ground can offer an insertion point for synchronization to an external clock, (see Figures 2 and 3). Figure 2 shows how the UCC38C42 can be synchronized to an external clock source. This allows precise control of frequency and dead time with a digital pulse train.



UDG-01069

Figure 2. Oscillator Synchronization Circuit




Figure 3. Synchronization to an External Clock



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

APPLICATION INFORMATION

precautions

The absolute maximum supply voltage is 20 V, including any transients that may be present. If this voltage is exceeded, device damage is likely. This is in contrast to the predecessor bipolar devices, which could survive up to 30 V. Thus, the supply pin should be decoupled as close to the ground pin as possible. Also, since no clamp is included in the device, the supply pin should be protected from external sources which could exceed the 20 V level.

Careful layout of the printed board has always been a necessity for high frequency power supplies. As the device switching speeds and operating frequencies increase the layout of the converter becomes increasingly important.

This 8-pin device has only a single ground for the logic and power connections. This forces the gate drive current pulses to flow through the same ground that the control circuit uses for reference. Thus, the interconnect inductance should be minimized as much as possible. One implication is to place the device (gate driver) circuitry close to the MOSFET it is driving. Note that this can conflict with the need for the error amplifier and the feedback path to be away from the noise generating components.

circuit applications

Figure 4 shows a typical off-line application.




Figure 4. Typical Off-Line Application

Figure 5 shows the forward converter with synchronous rectification. This application provides 48 V to 3.3 V at 10 A with over 85% efficiency and uses the UCC38C42 as the secondary-side controller and UCC3961 as the primary-side startup control device.



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010





Figure 5. Forward Converter with Synchronous Rectification Using the UCC38C42 as the Secondary-Side Controller




SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010



TYPICAL CHARACTERISTICS


Figure 6








SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010



TYPICAL CHARACTERISTICS

SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010




TYPICAL CHARACTERISTICS



Figure 16

T_J - Temperature - °C


SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010



TYPICAL CHARACTERISTICS



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010



TYPICAL CHARACTERISTICS



SLUS458E - AUGUST 2001 - REVISED OCTOBER 2010

Revision History

Revision SLUS458D to SLUS458E, 10/2010

1) Updated Operating Juction Temperature in the Recommended Operating Conditions Table, from -55 to 150 to -40 to 105.

2) Updated Available Options Table heading from T_A to $T_A = T_J$.





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
UCC28C40D	(1) ACTIVE	SOIC	D	8	75	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 105	(4/5) 28C40	Samples
UCC28C40DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C40	Samples
UCC28C40DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C40	Samples
UCC28C40DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C40	Samples
UCC28C40DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	28C40	Samples
UCC28C40DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	28C40	Samples
UCC28C40DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C40	Samples
UCC28C40DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C40	Samples
UCC28C40P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C40P	Samples
UCC28C41D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	Samples
UCC28C41DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	Samples
UCC28C41DGK	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C41	Samples
UCC28C41DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C41	Samples
UCC28C41DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C41	Samples
UCC28C41DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	Samples
UCC28C41DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	Samples
UCC28C42D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Samples



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
UCC28C42DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Sample
UCC28C42DGK	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C42	Sample
UCC28C42DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C42	Sample
UCC28C42DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Sample
UCC28C42DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Sample
UCC28C42P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C42P	Sample
UCC28C43D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Sample
UCC28C43DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Sample
UCC28C43DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	Sample
UCC28C43DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	Sample
UCC28C43DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	Sample
UCC28C43DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	Sample
UCC28C43DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Sample
UCC28C43DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Sample
UCC28C43P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C43P	Sample
UCC28C43PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C43P	Sample
UCC28C44D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Sample
UCC28C44DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
UCC28C44DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C44	Sample
UCC28C44DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	28C44	Sample
UCC28C44DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C44	Sample
UCC28C44DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Sample
UCC28C44DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Sample
UCC28C44P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C44P	Sample
UCC28C44PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C44P	Sample
UCC28C45D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Sample
UCC28C45DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Sample
UCC28C45DGK	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C45	Sample
UCC28C45DGKG4	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	28C45	Sample
UCC28C45DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C45	Sample
UCC28C45DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C45	Sample
UCC28C45DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Sample
UCC28C45DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Sample
UCC28C45P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	UCC28C45P	Sample
UCC38C40D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	Sample
UCC38C40DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	Sample



Orderable Device	Status	Package Type	•	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sam
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC38C40DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C40	Sam
UCC38C40DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C40	Sam
UCC38C40DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	Sam
UCC38C40DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	Sam
UCC38C40P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C40P	San
UCC38C41D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	San
UCC38C41DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	Sar
UCC38C41DGK	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C41	Sar
UCC38C41DGKG4	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C41	Sar
UCC38C41DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	Sar
UCC38C41DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	Sar
UCC38C41P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C41P	Sar
UCC38C42D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Sar
UCC38C42DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Sar
UCC38C42DGK	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C42	Sar
UCC38C42DGKG4	ACTIVE	VSSOP	DGK	8	100	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C42	Sar
UCC38C42DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C42	Sar
UCC38C42DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Sar



Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC38C42DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Sampl
UCC38C42P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C42P	Sampl
UCC38C42PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C42P	Sampl
UCC38C43D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	Sampl
UCC38C43DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	Sampl
UCC38C43DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	Sampl
UCC38C43DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	Samp
UCC38C43DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	Samp
UCC38C43DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	Samp
UCC38C43DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	Samp
UCC38C43DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	Samp
UCC38C43P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C43P	Samp
UCC38C43PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C43P	Samp
UCC38C44D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	Samp
UCC38C44DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	Samp
UCC38C44DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C44	Samp
UCC38C44DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C44	Samp
UCC38C44DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C44	Samp



10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC38C44DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	Samples
UCC38C44DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	Samples
UCC38C44P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C44P	Samples
UCC38C44PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C44P	Samples
UCC38C45D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	Samples
UCC38C45DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	Samples
UCC38C45DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C45	Samples
UCC38C45DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C45	Samples
UCC38C45DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	Samples
UCC38C45DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	Samples
UCC38C45P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C45P	Samples
UCC38C45PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC38C45P	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



10-Jun-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC28C41, UCC28C43, UCC28C45 :

• Automotive: UCC28C41-Q1

Enhanced Product: UCC28C43-EP, UCC28C45-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28C40DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C40DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C41DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C41DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C42DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C42DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C43DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C43DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C44DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C44DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C45DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C45DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C40DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC38C40DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C41DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C42DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC38C42DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C43DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION



www.ti.com

21-May-2014

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC38C43DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C44DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC38C44DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C45DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC38C45DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28C40DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C40DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28C41DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C41DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28C42DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C42DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28C43DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC28C43DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28C44DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C44DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28C45DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C45DR	SOIC	D	8	2500	340.5	338.1	20.6

PACKAGE MATERIALS INFORMATION



www.ti.com

21-May-2014

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC38C40DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC38C40DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38C41DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38C42DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC38C42DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38C43DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC38C43DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38C44DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC38C44DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38C45DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
UCC38C45DR	SOIC	D	8	2500	340.5	338.1	20.6

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

UCC38C45D UCC38C45DG4 UCC38C45DGK UCC38C45DGKR UCC38C45DR UCC38C45DRG4 UCC38C45P